HomeSort by: relevance | last modified time | path
    Searched defs:mmCGTS_CU4_SP0_CTRL_REG (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1507 #define mmCGTS_CU4_SP0_CTRL_REG 0xf01c
gfx_7_2_d.h 1528 #define mmCGTS_CU4_SP0_CTRL_REG 0xf01c
gfx_8_0_d.h 1721 #define mmCGTS_CU4_SP0_CTRL_REG 0xf01c
gfx_8_1_d.h 1689 #define mmCGTS_CU4_SP0_CTRL_REG 0xf01c
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6350 #define mmCGTS_CU4_SP0_CTRL_REG 0x501c
gc_9_1_offset.h 6572 #define mmCGTS_CU4_SP0_CTRL_REG 0x501c
gc_9_2_1_offset.h 6584 #define mmCGTS_CU4_SP0_CTRL_REG 0x501c

Completed in 91 milliseconds