HomeSort by: relevance | last modified time | path
    Searched defs:mmCGTS_CU5_SP0_CTRL_REG (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1512 #define mmCGTS_CU5_SP0_CTRL_REG 0xf021
gfx_7_2_d.h 1533 #define mmCGTS_CU5_SP0_CTRL_REG 0xf021
gfx_8_0_d.h 1726 #define mmCGTS_CU5_SP0_CTRL_REG 0xf021
gfx_8_1_d.h 1694 #define mmCGTS_CU5_SP0_CTRL_REG 0xf021
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6360 #define mmCGTS_CU5_SP0_CTRL_REG 0x5021
gc_9_1_offset.h 6582 #define mmCGTS_CU5_SP0_CTRL_REG 0x5021
gc_9_2_1_offset.h 6594 #define mmCGTS_CU5_SP0_CTRL_REG 0x5021

Completed in 155 milliseconds