HomeSort by: relevance | last modified time | path
    Searched defs:mmCGTS_CU5_SP1_CTRL_REG (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1515 #define mmCGTS_CU5_SP1_CTRL_REG 0xf024
gfx_7_2_d.h 1536 #define mmCGTS_CU5_SP1_CTRL_REG 0xf024
gfx_8_0_d.h 1729 #define mmCGTS_CU5_SP1_CTRL_REG 0xf024
gfx_8_1_d.h 1697 #define mmCGTS_CU5_SP1_CTRL_REG 0xf024
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6366 #define mmCGTS_CU5_SP1_CTRL_REG 0x5024
gc_9_1_offset.h 6588 #define mmCGTS_CU5_SP1_CTRL_REG 0x5024
gc_9_2_1_offset.h 6600 #define mmCGTS_CU5_SP1_CTRL_REG 0x5024

Completed in 86 milliseconds