HomeSort by: relevance | last modified time | path
    Searched defs:period (Results 1 - 25 of 81) sorted by relevancy

1 2 3 4

  /src/lib/libpam/libpam/
pam_debug_log.c 55 const char *modname, *period; local in function:_pam_verbose_error
62 period = strchr(modname, '.');
63 if (period == NULL)
64 period = strchr(modname, '\0');
70 pam_error(pamh, "%.*s: %s: %s\n", (int)(ssize_t)(period - modname),
  /src/sys/dev/pwm/
pwmvar.h 38 u_int period; /* nanoseconds */ member in struct:pwm_config
  /src/sys/dev/wscons/
wsbellvar.h 36 u_int period; member in struct:vbell_args
  /src/sys/arch/arm/nxp/
imx6_pwm.c 63 const u_int period = be32toh(pwm[2]); local in function:imxpwm_get_tag
65 sc->sc_conf.period = period;
68 sc->sc_conf.period = polarity ? PWM_ACTIVE_LOW : PWM_ACTIVE_HIGH;
  /src/sys/arch/powerpc/booke/dev/
e500wdog.c 126 const uint64_t period = sc->sc_wdog_period * sc->sc_timebase / 3; local in function:e500wdog_setmode
127 const u_int wp = __builtin_clz(period) + 1;
164 aprint_normal(": default period is %u seconds%s\n",
  /src/sys/altq/
altq_fifoq.h 47 u_int period; member in struct:fifoq_state::__anon41bb6fd80108
62 u_int period; member in struct:fifoq_getstats
altq_priq.h 102 u_int period; member in struct:priq_classstats
145 u_int cl_period; /* backlog period */
  /src/sys/arch/mips/ralink/
ralink_wdog.c 43 * 1. the specified reset period is a positive integer:
48 * 2. the specified reset period is a negative integer:
54 * The reset period is defined by RA_WDOG_DEFAULT_PERIOD
55 * (which can be set via kernel config), or by period passed to
88 * maximum period depends on bus freq
160 aprint_normal_dev(self, "max period %d sec.\n", WDOG_MAX_PERIOD);
212 aprint_normal_dev(self, "%s mode, period %d sec.\n",
245 u_int period = smw->smw_period; local in function:ra_wdog_setmode
250 ((int)period < 0)) {
252 period = -period
    [all...]
  /src/sys/dev/scsipi/
scsi_base.c 141 int period, freq, speed, mbs; local in function:scsi_print_xfer_mode
151 period = scsipi_sync_factor_to_period(periph->periph_period);
153 period / 100, period % 100, periph->periph_offset);
199 int lun, announce, mode, period, offset; local in function:scsi_async_event_xfer_mode
212 period = xm->xm_period;
215 period = 0;
225 periph->periph_period != period ||
230 periph->periph_period = period;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_sumo_smc.c 151 u32 period, unit, timer_value; local in function:sumo_enable_boost_timer
157 period = 100 * (xclk / 100 / sumo_power_of_4(unit));
159 timer_value = (period << 16) | (unit << 4);
  /src/sbin/wdogctl/
wdogctl.c 86 u_int period = WDOG_PERIOD_DEFAULT; local in function:main
123 period = (unsigned int)tmp;
161 enable_ext(argv[0], period);
164 enable_kernel(argv[0], period);
168 enable_user(argv[0], period, command == CMD_USER_TICKLE);
175 prep_wmode(struct wdog_mode *wp, int mode, const char *name, u_int period)
182 wp->wm_period = period;
188 enable_kernel(const char *name, u_int period)
193 prep_wmode(&wm, WDOG_MODE_KTICKLE, name, period);
206 enable_ext(const char *name, u_int period)
    [all...]
  /src/sys/arch/hpcmips/dev/
teliosio.c 202 u_int16_t period; local in function:teliosio_brightness
210 period = bus_space_read_2(regt, regh, TELIOSIO_BACKLIGHT_PERIOD);
212 period |= TELIOSIO_BACKLIGHT_PERIOD_EN;
214 period &= ~TELIOSIO_BACKLIGHT_PERIOD_EN;
215 bus_space_write_2(regt, regh, TELIOSIO_BACKLIGHT_PERIOD, period);
  /src/sys/dev/ic/
gcscpcib.c 296 int period = sc->sc_smw.smw_period; local in function:gcscpcib_wdog_enable
303 period * AMD553X_WDT_TICK);
adw.c 945 u_int16_t sdtr_able, sdtr_done, sdtr, period; local in function:adw_print_info
979 period = (((sdtr >> 8) * 25) + 50)/4;
980 if(period == 0) {
984 printf("%d.%d MHz", 250/period,
985 ADW_TENTHS(250, period));
aic79xx_osm.c 416 u_int ppr_options = 0, period, offset; local in function:ahd_action
431 * XXX since the period and offset are not provided here,
438 period = tinfo->user.period;
462 period = 0;
483 ahd_find_syncrate(ahd, &period, &ppr_options, AHD_SYNCRATE_MAX);
484 ahd_validate_offset(ahd, NULL, period, &offset,
487 period = 0;
498 ahd_set_syncrate(ahd, &devinfo, period, offset,
508 xm->xm_period = tinfo->curr.period;
    [all...]
  /src/sys/arch/x86/pci/
tco.c 260 unsigned int period; local in function:tcotimer_setmode
268 period = tcotimer_second_to_tick(smw->smw_period);
269 if (period < sc->sc_min_t || period > sc->sc_max_t)
284 TCO_TMR2, ich6period | period);
292 TCO_TMR, ich5period | period);
rdcpcib.c 262 unsigned int period; local in function:rdc_wdtimer_setmode
268 period = smw->smw_period * RDC_WDT0_FREQ;
269 if (period < 1 ||
270 period > RDC_WDT0_PERIOD_MAX)
272 period = period - 1;
278 rdc_ind_write(sc, RDC_WDT0_CNTL, (period >> 0) & 0xff);
279 rdc_ind_write(sc, RDC_WDT0_CNTH, (period >> 8) & 0xff);
280 rdc_ind_write(sc, RDC_WDT0_CNTU, (period >> 16) & 0xff);
  /src/sys/arch/acorn32/podulebus/
esc.c 177 nexus->period = 200;
219 /* Precalculate timeout value and clock period. */
696 esc_build_sdtrm(struct esc_softc *dev, int period, int offset)
701 dev->sc_msg_out[3] = period/4;
857 nexus->period = 200;
863 * period on the clock frequency rather than just check if
868 nexus->period = ((dev->sc_clock_freq>25) ? 100 : 200);
871 /* If the user has a long cable, we want to limit the period */
872 if ((nexus->period == 100) &&
874 nexus->period = 200
1275 short offset, period; local in function:esc_postaction
    [all...]
  /src/sys/arch/arm/rockchip/
rk_pwm.c 100 const u_int period = be32toh(pwm[2]); local in function:rk_pwm_get_tag
103 sc->sc_conf.period = period;
139 uint32_t ctrl, period, duty;
143 period = PWM_READ(sc, PWM0_PERIOD_HPR);
158 conf->period = (u_int)(((uint64_t)period * 1000000000) / rate);
174 const uint32_t period = (u_int)((conf->period * rate) / 1000000000); local in function:rk_pwm_set_config
187 PWM_WRITE(sc, PWM0_PERIOD_HPR, period);
    [all...]
  /src/sys/arch/arm/samsung/
exynos_pwm.c 125 conf->period = (u_int)(((uint64_t)tcntb * 1000000000) / sc->sc_clkfreq);
145 tcntb = conf->period / (1000000000 / sc->sc_clkfreq);
180 const u_int period = be32toh(pwm[2]); local in function:exynos_pwm_get_tag
185 /* Set initial timer polarity and period from specifier */
187 conf.period = period;
  /src/sys/arch/arm/sunxi/
sunxi_pwm.c 95 const u_int period = be32toh(pwm[2]); local in function:sunxi_pwm_get_tag
98 sc->sc_conf.period = period;
140 conf->period = (u_int)(((uint64_t)cycles * 1000000000) / rate);
167 const u_int cycles = (u_int)((conf->period * rate) / 1000000000);
  /src/sys/dev/isa/
itesio_isa.c 776 int period = smw->smw_period; local in function:itesio_wdt_setmode
791 if (period > ITESIO_WDT_MAXTIMO || period < 1)
792 period = smw->smw_period = ITESIO_WDT_MAXTIMO;
794 period *= 2;
798 period >> 8);
800 period & 0xff);
815 int period = smw->smw_period * 2; local in function:itesio_wdt_tickle
822 period >> 8);
824 period & 0xff)
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
sched_policy.c 75 unsigned long period; member in struct:gvt_sched_data
277 hrtimer_add_expires_ns(&data->timer, data->period);
296 data->period = GVT_DEFAULT_TIME_SLICE;
364 sched_data->period), HRTIMER_MODE_ABS);
  /src/sys/external/mit/xen-include-public/dist/xen/include/public/io/
fbif.h 86 * Framebuffer refresh period advice
87 * Backend sends it to advise the frontend their preferred period of
100 uint32_t period; /* period of refresh, in ms, member in struct:xenfb_refresh_period
  /src/usr.sbin/screenblank/
screenblank.c 406 int period = 0; local in function:cvt_arg
413 if (period)
415 period = 1;
422 if (period) {

Completed in 29 milliseconds

1 2 3 4