| /src/sys/arch/arm/arm32/ |
| db_machdep.c | 263 tlb_print_common_header(" S TEX C B");
302 const u_int tex = __SHIFTOUT(d, ARM_A5_TLBDATA_TEX); local in function:tlb_print_cortex_a5_entry
307 db_printf(" %c %d %c %c\n", (s_p ? 'S' : '-'), tex,
|
| /src/sys/external/bsd/drm/dist/shared-core/ |
| mga_state.c | 127 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:mga_g200_emit_tex0
132 DMA_BLOCK(MGA_TEXCTL2, tex->texctl2,
133 MGA_TEXCTL, tex->texctl,
134 MGA_TEXFILTER, tex->texfilter,
135 MGA_TEXBORDERCOL, tex->texbordercol);
137 DMA_BLOCK(MGA_TEXORG, tex->texorg,
138 MGA_TEXORG1, tex->texorg1,
139 MGA_TEXORG2, tex->texorg2,
140 MGA_TEXORG3, tex->texorg3);
142 DMA_BLOCK(MGA_TEXORG4, tex->texorg4
158 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:mga_g400_emit_tex0
202 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[1]; local in function:mga_g400_emit_tex1
426 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[unit]; local in function:mga_verify_tex
[all...] |
| r128_state.c | 178 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:r128_emit_tex0
187 OUT_RING(tex->tex_cntl);
188 OUT_RING(tex->tex_combine_cntl);
191 OUT_RING(tex->tex_offset[i]);
196 OUT_RING(tex->tex_border_color);
204 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[1]; local in function:r128_emit_tex1
212 OUT_RING(tex->tex_cntl);
213 OUT_RING(tex->tex_combine_cntl);
215 OUT_RING(tex->tex_offset[i]);
219 OUT_RING(tex->tex_border_color)
[all...] |
| radeon_state.c | 450 drm_radeon_texture_regs_t * tex,
553 &tex[0].pp_txoffset)) {
560 OUT_RING(tex[0].pp_txfilter);
561 OUT_RING(tex[0].pp_txformat);
562 OUT_RING(tex[0].pp_txoffset);
563 OUT_RING(tex[0].pp_txcblend);
564 OUT_RING(tex[0].pp_txablend);
565 OUT_RING(tex[0].pp_tfactor);
567 OUT_RING(tex[0].pp_border_color);
573 &tex[1].pp_txoffset))
2405 drm_radeon_texture_t *tex = data; local in function:radeon_cp_texture
[all...] |
| radeon_drm.h | 422 drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS]; member in struct:__anon601bc9571808
|
| /src/sys/external/bsd/drm2/dist/drm/mga/ |
| mga_state.c | 124 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:mga_g200_emit_tex0
129 DMA_BLOCK(MGA_TEXCTL2, tex->texctl2,
130 MGA_TEXCTL, tex->texctl,
131 MGA_TEXFILTER, tex->texfilter,
132 MGA_TEXBORDERCOL, tex->texbordercol);
134 DMA_BLOCK(MGA_TEXORG, tex->texorg,
135 MGA_TEXORG1, tex->texorg1,
136 MGA_TEXORG2, tex->texorg2, MGA_TEXORG3, tex->texorg3);
138 DMA_BLOCK(MGA_TEXORG4, tex->texorg4
152 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:mga_g400_emit_tex0
192 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[1]; local in function:mga_g400_emit_tex1
408 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[unit]; local in function:mga_verify_tex
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/r128/ |
| r128_state.c | 189 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[0]; local in function:r128_emit_tex0
198 OUT_RING(tex->tex_cntl);
199 OUT_RING(tex->tex_combine_cntl);
202 OUT_RING(tex->tex_offset[i]);
206 OUT_RING(tex->tex_border_color);
214 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[1]; local in function:r128_emit_tex1
222 OUT_RING(tex->tex_cntl);
223 OUT_RING(tex->tex_combine_cntl);
225 OUT_RING(tex->tex_offset[i]);
228 OUT_RING(tex->tex_border_color)
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/via/ |
| via_verifier.c | 311 uint32_t *addr, *pitch, *height, tex; local in function:finish_current_sequence
321 &(cur_seq->t_addr[tex = cur_seq->texture][start]);
322 pitch = &(cur_seq->pitch[tex][start]);
323 height = &(cur_seq->height[tex][start]);
324 npot = cur_seq->tex_npot[tex];
|
| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/device_include/ |
| svga3d_dx.h | 926 } tex; /* 1d, 2d, 3d, cube */ member in union:__anon66d2f9370708::__anon66d2f937080a
987 } tex; /* 1d, 2d, cube */ member in union:SVGA3dRenderTargetViewDesc::__anon66d2f9370d0a
|
| /src/sys/external/bsd/drm2/dist/include/uapi/drm/ |
| radeon_drm.h | 431 drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS]; member in struct:__anon05888ab01808
|
