| /src/bin/csh/ |
| set.c | 440 value1(Char *var, struct varent *head) function
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_dp_mst.c | 100 unsigned value1, value2; local
104 value1 = temp & NI_DP_MSE_SAT_UPDATE_MASK;
107 if (!value1 && !value2)
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/ |
| amdgpu_dce_link_encoder.c | 1238 uint32_t value1 = 0; local
1341 DP_MSE_SAT_UPDATE, &value1);
1347 if (!value1 && !value2)
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/ |
| amdgpu_dce110_timing_generator.c | 1790 uint32_t value1 = dm_read_reg(tg->ctx, local
1795 bool vert_sync = get_reg_field_value(value1,
|
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/ |
| amdgpu_dcn10_link_encoder.c | 1204 uint32_t value1 = 0; local
1308 DP_MSE_SAT_UPDATE, &value1);
1314 if (!value1 && !value2)
|
| /src/sys/external/bsd/sljit/dist/test_src/ |
| sljitTest.c | 2788 sljit_s32 value1; member in struct:__anon6355::__anon6356
2814 dbuf[0].u.value1 = 0x7fffffff;
2816 dbuf[1].u.value1 = 0x7fffffff;
4149 sljit_u32 value1; member in struct:__anon6357::__anon6358
4170 dbuf[1].u.value1 = 0x7fffffff;
|
| /src/sys/dev/ic/ |
| ac97.c | 1105 uint16_t value1, value2, value3; local
1120 ac97_read(as, si->reg, &value1);
1122 value2 = value1 & 0xffc0;
1134 ac97_write(as, si->reg, value1);
|
