/src/sys/arch/m68k/fpe/ |
fpu_emulate.c | 1153 int displ, word2; local in function:fpu_emul_brcc 1165 DPRINTF(("%s: fault reading word2\n", __func__)); 1168 word2 = sval; 1170 displ |= word2;
|
/src/common/dist/zlib/ |
crc32.c | 743 z_word_t word2; local in function:crc32_z 787 word2 = crc2 ^ words[2]; 807 crc2 = crc_braid_table[0][word2 & 0xff]; 824 crc2 ^= crc_braid_table[k][(word2 >> (k << 3)) & 0xff]; 868 z_word_t crc2, word2; local in function:crc32_z 909 word2 = crc2 ^ words[2]; 929 crc2 = crc_braid_big_table[0][word2 & 0xff]; 946 crc2 ^= crc_braid_big_table[k][(word2 >> (k << 3)) & 0xff];
|
/src/sys/arch/mips/cavium/dev/ |
if_cnmac.c | 1185 uint64_t word2 = work[2]; local in function:cnmac_recv_mbuf 1194 if (__SHIFTOUT(word2, PIP_WQE_WORD2_IP_BUFS) != 1) 1196 __SHIFTOUT(word2, PIP_WQE_WORD2_IP_BUFS)); 1225 cnmac_recv_check(struct cnmac_softc *sc, uint64_t word2) 1230 if (__predict_true(!ISSET(word2, PIP_WQE_WORD2_NOIP_RE))) 1233 opecode = word2 & PIP_WQE_WORD2_NOIP_OPECODE; 1251 uint64_t word2; local in function:cnmac_recv 1256 word2 = work[2]; 1264 if (__predict_false(cnmac_recv_check(sc, word2) != 0)) { 1278 octipd_offload(word2, m->m_data, &m->m_pkthdr.csum_flags) [all...] |
/src/sys/external/bsd/drm2/dist/drm/radeon/ |
radeon_r600_cs.c | 1481 u32 word0, word1, l0_size, mipmap_size, word2, word3, word4, word5; local in function:r600_check_texture_resource 1505 word2 = radeon_get_ib_value(p, idx + 2) << 8; 1597 if ((l0_size + word2) > radeon_bo_size(texture)) { 1600 array_check.array_mode, format, word2,
|
/src/sys/external/bsd/ena-com/ena_defs/ |
ena_eth_io_defs.h | 139 * 14 : ext_valid - if set, offset fields in Word2 177 uint32_t word2; member in struct:ena_eth_io_tx_meta_desc 710 return p->word2 & ENA_ETH_IO_TX_META_DESC_L3_HDR_LEN_MASK; 715 p->word2 |= val & ENA_ETH_IO_TX_META_DESC_L3_HDR_LEN_MASK; 720 return (p->word2 & ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_MASK) >> ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_SHIFT; 725 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_SHIFT) & ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_MASK; 730 return (p->word2 & ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_MASK) >> ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_SHIFT; 735 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_SHIFT) & ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_MASK; 740 return (p->word2 & ENA_ETH_IO_TX_META_DESC_MSS_LO_MASK) >> ENA_ETH_IO_TX_META_DESC_MSS_LO_SHIFT; 745 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_MSS_LO_SHIFT) & ENA_ETH_IO_TX_META_DESC_MSS_LO_MASK [all...] |
/src/sys/external/bsd/ena-com/ |
ena_eth_io_defs.h | 140 * 14 : ext_valid - if set, offset fields in Word2 178 uint32_t word2; member in struct:ena_eth_io_tx_meta_desc 711 return p->word2 & ENA_ETH_IO_TX_META_DESC_L3_HDR_LEN_MASK; 716 p->word2 |= val & ENA_ETH_IO_TX_META_DESC_L3_HDR_LEN_MASK; 721 return (p->word2 & ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_MASK) >> ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_SHIFT; 726 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_SHIFT) & ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_MASK; 731 return (p->word2 & ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_MASK) >> ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_SHIFT; 736 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_SHIFT) & ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_MASK; 741 return (p->word2 & ENA_ETH_IO_TX_META_DESC_MSS_LO_MASK) >> ENA_ETH_IO_TX_META_DESC_MSS_LO_SHIFT; 746 p->word2 |= (val << ENA_ETH_IO_TX_META_DESC_MSS_LO_SHIFT) & ENA_ETH_IO_TX_META_DESC_MSS_LO_MASK [all...] |
/src/sys/arch/hppa/hppa/ |
db_disasm.c | 93 int word2; member in struct:ute
|
/src/sys/dev/ic/ |
siopreg.h | 516 uint16_t word2; member in struct:nvram_tekram::nvram_tekram_target
|