HomeSort by: relevance | last modified time | path
    Searched refs:ADDu (Results 1 - 9 of 9) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/MCTargetDesc/
MipsABIInfo.cpp 98 return ArePtrs64bit() ? Mips::DADDu : Mips::ADDu;
MipsTargetStreamer.cpp 263 emitRRR(Is64Bit ? Mips::DADDu : Mips::ADDu, DstReg, SrcReg, TrgReg, SMLoc(),
328 emitRRR(Mips::ADDu, ATReg, ATReg, BaseReg, IDLoc, STI);
364 emitRRR(Mips::ADDu, TmpReg, TmpReg, BaseReg, IDLoc, STI);
1146 // addu $gp, $gp, $reg
1189 TmpInst.setOpcode(Mips::ADDu);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsMachineFunction.cpp 113 // addu $v1, $v0, $t9
118 BuildMI(MBB, I, DL, TII.get(Mips::ADDu), V1).addReg(V0).addReg(Mips::T9);
131 // 2. addu $globalbasereg, $2, $t9
141 // the value instruction 1 (addiu) defines is valid when instruction 2 (addu)
145 BuildMI(MBB, I, DL, TII.get(Mips::ADDu), GlobalBaseReg)
MipsInstructionSelector.cpp 342 MI = BuildMI(MBB, I, I.getDebugLoc(), TII.get(Mips::ADDu))
382 MachineInstr *ADDu = BuildMI(MBB, I, I.getDebugLoc(), TII.get(Mips::ADDu))
386 if (!constrainSelectedInstRegOperands(*ADDu, TII, TRI, RBI))
403 MachineInstr *ADDu = BuildMI(MBB, I, I.getDebugLoc(), TII.get(Mips::ADDu))
408 if (!constrainSelectedInstRegOperands(*ADDu, TII, TRI, RBI))
MipsExpandPseudo.cpp 364 Opcode = Mips::ADDu;
649 Opcode = Mips::ADDu;
MicroMipsSizeReduction.cpp 222 {RT_OneInstr, OpCodes(Mips::ADDu, Mips::ADDU16_MM),
MipsBranchExpansion.cpp 442 // addu $at, $ra, $at
457 // addu $at, $ra, $at
511 BuildMI(*BalTgtMBB, Pos, DL, TII->get(Mips::ADDu), Mips::AT)
MipsFastISel.cpp 2116 emitInst(Mips::ADDu, DestReg).addReg(TempReg).addReg(Addr.getReg());
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/AsmParser/
MipsAsmParser.cpp 2722 unsigned AdduOp = !Is32BitImm ? Mips::DADDu : Mips::ADDu;
2950 TOut.emitRRR(IsPtr64 ? Mips::DADDu : Mips::ADDu, DstReg, DstReg, GPReg,
2981 // addu $tmp, $tmp, $gp
2995 TOut.emitRRR(IsPtr64 ? Mips::DADDu : Mips::ADDu, TmpReg, TmpReg, GPReg,
3007 TOut.emitRRR(IsPtr64 ? Mips::DADDu : Mips::ADDu, DstReg, TmpReg, SrcReg,
3072 TOut.emitRRR(IsPtr64 ? Mips::DADDu : Mips::ADDu, DstReg, TmpReg, SrcReg,
3190 // addu $rd, $at, $rd
3194 // (addu $rd, $rd, $rs)
3211 TOut.emitRRR(Mips::ADDu, DstReg, TmpReg, SrcReg, IDLoc, STI);
3736 TOut.emitRRR(ABI.ArePtrs64bit() ? Mips::DADDu : Mips::ADDu, TmpReg
    [all...]

Completed in 56 milliseconds