Home | Sort by: relevance | last modified time | path |
/src/sys/arch/mips/atheros/include/ | |
ar9344reg.h | 124 #define AR9344_CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV __BITS(10,14) |
/src/sys/arch/mips/atheros/ | |
ar9344.c | 181 AR9344_CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV); |