HomeSort by: relevance | last modified time | path
    Searched refs:AR_IMR_S2_QCU_TXURN (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/isc/atheros_hal/dist/ar5211/
ar5211_xmit.c 191 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask);
ar5211reg.h 455 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */
ar5211_reset.c 503 OS_REG_WRITE(ah, AR_IMR_S2, (AR_IMR_S2_QCU_TXURN & AR_QCU_0));
  /src/sys/external/isc/atheros_hal/dist/ar5212/
ar5212reg.h 524 #define AR_IMR_S2_QCU_TXURN 0x000003FF /* Mask for TXURN (QCU 0-9) */
ar5212_xmit.c 223 AR_IMR_S2_QCU_TXURN, ahp->ah_txUrnInterruptMask);
  /src/sys/dev/ic/
athnreg.h 512 #define AR_IMR_S2_QCU_TXURN(qid) (1 << (qid))

Completed in 19 milliseconds