HomeSort by: relevance | last modified time | path
    Searched refs:AR_RXDP (Results 1 - 12 of 12) sorted by relevancy

  /src/sys/external/isc/atheros_hal/dist/ar5211/
ar5211_recv.c 35 return OS_REG_READ(ah, AR_RXDP);
44 OS_REG_WRITE(ah, AR_RXDP, rxdp);
45 HALASSERT(OS_REG_READ(ah, AR_RXDP) == rxdp);
217 if ((ands->ds_status1 & AR_Done) == 0 && OS_REG_READ(ah, AR_RXDP) == pa)
ar5211reg.h 33 #define AR_RXDP 0x000C /* receive queue descriptor pointer */
ar5211_reset.c 782 (void) OS_REG_READ(ah, AR_RXDP);/* flush any pending MMR writes */
  /src/sys/external/isc/atheros_hal/dist/ar5212/
ar5212_recv.c 34 return OS_REG_READ(ath, AR_RXDP);
43 OS_REG_WRITE(ah, AR_RXDP, rxdp);
44 HALASSERT(OS_REG_READ(ah, AR_RXDP) == rxdp);
251 if ((ands->ds_rxstatus1&AR_Done) == 0 && OS_REG_READ(ah, AR_RXDP) == pa)
ar5212reg.h 28 #define AR_RXDP 0x000C /* MAC receive queue descriptor pointer */
ar5212_reset.c 1145 (void) OS_REG_READ(ah, AR_RXDP);/* flush any pending MMR writes */
  /src/sys/external/isc/atheros_hal/dist/ar5210/
ar5210_recv.c 35 return OS_REG_READ(ah, AR_RXDP);
44 OS_REG_WRITE(ah, AR_RXDP, rxdp);
224 if ((ands->ds_status1 & AR_Done) == 0 && OS_REG_READ(ah, AR_RXDP) == pa)
ar5210reg.h 37 #define AR_RXDP 0x000c /* RX queue descriptor ptr register */
ar5210_reset.c 159 OS_REG_WRITE(ah, AR_RXDP, 0);
  /src/sys/external/isc/atheros_hal/dist/ar5416/
ar5416_recv.c 107 && OS_REG_READ(ah, AR_RXDP) == pa)
  /src/sys/dev/ic/
athnreg.h 28 #define AR_RXDP 0x000c
arn5008.c 718 AR_WRITE(sc, AR_RXDP, SIMPLEQ_FIRST(&rxq->head)->bf_daddr);
822 AR_WRITE(sc, AR_RXDP, nbf->bf_daddr);
949 AR_WRITE(sc, AR_RXDP, bf->bf_daddr);

Completed in 34 milliseconds