HomeSort by: relevance | last modified time | path
    Searched refs:AUX_SW_DATA (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_dp_auxch.c 126 WREG32(AUX_SW_DATA + aux_offset[instance],
130 WREG32(AUX_SW_DATA + aux_offset[instance],
134 WREG32(AUX_SW_DATA + aux_offset[instance],
138 WREG32(AUX_SW_DATA + aux_offset[instance],
144 WREG32(AUX_SW_DATA + aux_offset[instance],
184 WREG32(AUX_SW_DATA + aux_offset[instance],
187 tmp = RREG32(AUX_SW_DATA + aux_offset[instance]);
191 tmp = RREG32(AUX_SW_DATA + aux_offset[instance]);
nid.h 868 #define AUX_SW_DATA 0x6218
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
dce_aux.h 38 SRI(AUX_SW_DATA, DP_AUX, id), \
47 SRI(AUX_SW_DATA, DP_AUX, id), \
57 uint32_t AUX_SW_DATA;
79 type AUX_SW_DATA;\
102 AUX_SF(AUX_SW_DATA, AUX_SW_AUTOINCREMENT_DISABLE, mask_sh),\
103 AUX_SF(AUX_SW_DATA, AUX_SW_DATA_RW, mask_sh),\
104 AUX_SF(AUX_SW_DATA, AUX_SW_AUTOINCREMENT_DISABLE, mask_sh),\
105 AUX_SF(AUX_SW_DATA, AUX_SW_INDEX, mask_sh),\
106 AUX_SF(AUX_SW_DATA, AUX_SW_DATA, mask_sh),
273 uint32_t aux_sw_data; member in struct:aux_engine_dce110::__anonfdd657540208
    [all...]
amdgpu_dce_aux.c 240 value = REG_UPDATE_4(AUX_SW_DATA,
244 AUX_SW_DATA, COMPOSE_AUX_SW_DATA_16_20(request->action, request->address));
246 value = REG_SET_2(AUX_SW_DATA, value,
248 AUX_SW_DATA, COMPOSE_AUX_SW_DATA_8_15(request->address));
250 value = REG_SET(AUX_SW_DATA, value,
251 AUX_SW_DATA, COMPOSE_AUX_SW_DATA_0_7(request->address));
254 value = REG_SET(AUX_SW_DATA, value,
255 AUX_SW_DATA, request->length - 1);
267 value = REG_SET(AUX_SW_DATA, value,
268 AUX_SW_DATA, request->data[i])
    [all...]

Completed in 16 milliseconds