HomeSort by: relevance | last modified time | path
    Searched refs:A_PL_INT_ENABLE0 (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/dev/pci/cxgb/
cxgb_main.c 940 t3_write_reg(sc, A_PL_INT_ENABLE0, sc->slow_intr_mask);
1574 t3_write_reg(sc, A_PL_INT_ENABLE0, sc->slow_intr_mask);
cxgb_t3_hw.c 1761 t3_write_reg(adapter, A_PL_INT_ENABLE0, adapter->slow_intr_mask);
1762 (void) t3_read_reg(adapter, A_PL_INT_ENABLE0); /* flush */
1774 t3_write_reg(adapter, A_PL_INT_ENABLE0, 0);
1775 (void) t3_read_reg(adapter, A_PL_INT_ENABLE0); /* flush */
cxgb_regs.h 5703 #define A_PL_INT_ENABLE0 0x6e0

Completed in 48 milliseconds