OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:BUS_ADDR_LO32
(Results
1 - 15
of
15
) sorted by relevancy
/src/sys/sys/
bus.h
254
#define
BUS_ADDR_LO32
(a) ((uint32_t) __SHIFTOUT(a, __BITS(0,31)))
/src/sys/arch/riscv/starfive/
jh7110_pcie.c
461
SET4(sc, CONFIG_SPACE_ADDR_OFFSET + 0x10,
BUS_ADDR_LO32
(base_addr));
519
BUS_ADDR_LO32
(sc->sc_cfg_addr));
547
BUS_ADDR_LO32
(phyaddr));
549
WR4(sc, PLDA_ATR_AXI4_SLV0_TRSL_ADDR_LO(n),
BUS_ADDR_LO32
(pciaddr));
/src/sys/dev/pci/
if_txp.c
607
WRITE_REG(sc, TXP_H2A_5,
BUS_ADDR_LO32
(dma.dma_paddr));
874
htole32(
BUS_ADDR_LO32
(sd->sd_map->dm_segs[0].ds_addr));
1005
boot->br_hostvar_lo = htole32(
BUS_ADDR_LO32
(sc->sc_host_dma.dma_paddr));
1018
htole32(
BUS_ADDR_LO32
(sc->sc_txhiring_dma.dma_paddr));
1049
htole32(
BUS_ADDR_LO32
(sc->sc_txloring_dma.dma_paddr));
1068
htole32(
BUS_ADDR_LO32
(sc->sc_rxhiring_dma.dma_paddr));
1088
htole32(
BUS_ADDR_LO32
(sc->sc_rxloring_dma.dma_paddr));
1107
boot->br_cmd_lo = htole32(
BUS_ADDR_LO32
(sc->sc_cmdring_dma.dma_paddr));
1122
boot->br_resp_lo = htole32(
BUS_ADDR_LO32
(sc->sc_rspring_dma.dma_paddr));
1137
boot->br_rxbuf_lo = htole32(
BUS_ADDR_LO32
(sc->sc_rxbufring_dma.dma_paddr))
[
all
...]
if_bgevar.h
79
(x).bge_addr_lo =
BUS_ADDR_LO32
(y); \
if_cas.c
1204
BUS_ADDR_LO32
(CAS_CDTXADDR(sc, 0)));
1210
BUS_ADDR_LO32
(CAS_CDRXADDR(sc, 0)));
1216
BUS_ADDR_LO32
(CAS_CDRXCADDR(sc, 0)));
1223
BUS_ADDR_LO32
(CAS_CDRXADDR2(sc, 0)));
if_sip.c
488
bus_space_write_4(sc->sc_st, sc->sc_sh, SIP_RXDP,
BUS_ADDR_LO32
(addr));
497
bus_space_write_4(sc->sc_st, sc->sc_sh, SIP_TXDP,
BUS_ADDR_LO32
(addr));
542
htole32(
BUS_ADDR_LO32
(next_desc));
564
htole32(
BUS_ADDR_LO32
(bufptr));
584
htole32(
BUS_ADDR_LO32
(next_desc));
588
htole32(
BUS_ADDR_LO32
(rxs->rxs_dmamap->dm_segs[0].ds_addr));
virtio_pci.c
758
bus_space_write_4(iot, ioh, offset,
BUS_ADDR_LO32
(value));
if_vge.c
133
#define VGE_ADDR_LO(y)
BUS_ADDR_LO32
(y)
if_wm.c
1887
wa->wa_low = htole32(
BUS_ADDR_LO32
(v));
/src/sys/dev/ic/
rtl81x9reg.h
594
#define RE_ADDR_LO(y)
BUS_ADDR_LO32
(y)
ahcisata_core.c
237
AHCI_WRITE(sc, AHCI_P_CLB(i),
BUS_ADDR_LO32
(achp->ahcic_bus_cmdh));
239
AHCI_WRITE(sc, AHCI_P_FB(i),
BUS_ADDR_LO32
(achp->ahcic_bus_rfis));
/src/sys/dev/virtio/
virtio_mmio.c
157
virtio_mmio_reg_write(sc, reg,
BUS_ADDR_LO32
(addr));
/src/sys/dev/usb/
ehci.c
570
const uint32_t lo32 =
BUS_ADDR_LO32
(flba);
2942
sqh->physaddr =
BUS_ADDR_LO32
(baddr);
3007
sqtd->physaddr =
BUS_ADDR_LO32
(baddr);
3178
sqtd->qtd->qtd_buffer[i] = htole32(
BUS_ADDR_LO32
(a));
3275
itd->physaddr =
BUS_ADDR_LO32
(baddr);
3336
sitd->physaddr =
BUS_ADDR_LO32
(baddr);
3654
setup->qtd->qtd_buffer[0] = htole32(
BUS_ADDR_LO32
(ba));
3773
setup->qtd->qtd_buffer[0] = htole32(
BUS_ADDR_LO32
(ba));
4460
sitd->sitd->sitd_buffer[0] = htole32(
BUS_ADDR_LO32
(sba));
4467
htole32(EHCI_SITD_SET_BPTR(
BUS_ADDR_LO32
(eba)))
[
all
...]
/src/sys/arch/arm/sociox/
if_scx.c
537
__rxd->r2 = htole32(
BUS_ADDR_LO32
(__p)); \
1021
CSR_WRITE(sc, TDBA_LO,
BUS_ADDR_LO32
(p));
1023
CSR_WRITE(sc, RDBA_LO,
BUS_ADDR_LO32
(q));
1441
tdes->t2 = htole32(
BUS_ADDR_LO32
(p));
/src/sys/dev/goldfish/
gftty.c
285
REG_WRITE0(c, GFTTY_DATA_PTR,
BUS_ADDR_LO32
(addr));
Completed in 41 milliseconds
Indexes created Fri Oct 17 09:09:57 GMT 2025