HomeSort by: relevance | last modified time | path
    Searched refs:CAUSE_LOAD_MISALIGNED (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/riscv/include/
sysreg.h 252 #define CAUSE_LOAD_MISALIGNED 4
  /src/sys/arch/riscv/riscv/
trap.c 77 |__BIT(CAUSE_LOAD_MISALIGNED) \
82 [CAUSE_LOAD_MISALIGNED] = "misaligned load",

Completed in 12 milliseconds