HomeSort by: relevance | last modified time | path
    Searched refs:CCState (Results 1 - 25 of 58) sorted by relevancy

1 2 3

  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86CallingConv.h 25 CCState &State);
28 ISD::ArgFlagsTy ArgFlags, CCState &State);
X86CallingConv.cpp 30 CCState &State) {
94 CCState &State) {
130 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
190 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
230 CCState &) {
239 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
299 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
335 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64CallingConvention.h 21 CCState &State);
24 ISD::ArgFlagsTy ArgFlags, CCState &State);
27 ISD::ArgFlagsTy ArgFlags, CCState &State);
30 ISD::ArgFlagsTy ArgFlags, CCState &State);
33 ISD::ArgFlagsTy ArgFlags, CCState &State);
36 ISD::ArgFlagsTy ArgFlags, CCState &State);
39 ISD::ArgFlagsTy ArgFlags, CCState &State);
42 CCState &State);
45 CCState &State);
48 ISD::ArgFlagsTy ArgFlags, CCState &State)
    [all...]
AArch64CallingConvention.cpp 44 CCState &State, Align SlotAlign) {
106 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
125 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMCallingConv.h 22 CCState &State);
25 CCState &State);
28 CCState &State);
31 CCState &State);
34 CCState &State);
37 ISD::ArgFlagsTy ArgFlags, CCState &State);
40 CCState &State);
43 CCState &State);
46 CCState &State);
49 CCState &State)
    [all...]
ARMCallingConv.cpp 23 CCState &State, bool CanFail) {
52 CCState &State) {
64 CCState &State, bool CanFail) {
105 CCState &State) {
115 CCValAssign::LocInfo LocInfo, CCState &State) {
137 CCState &State) {
148 CCState &State) {
173 CCState &State) {
289 CCValAssign::LocInfo LocInfo, CCState &State,
301 ISD::ArgFlagsTy ArgFlags, CCState &State)
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCCallingConv.h 24 CCState &State);
27 CCState &State);
30 CCState &State);
33 CCState &State);
36 CCState &State);
39 CCState &State);
42 ISD::ArgFlagsTy ArgFlags, CCState &State);
PPCCCState.h 1 //===---- PPCCCState.h - CCState with PowerPC specific extensions -----------===//
19 class PPCCCState : public CCState {
35 : CCState(CC, isVarArg, MF, locs, C) {}
41 class AIXCCState : public CCState {
48 : CCState(CC, IsVarArg, MF, Locs, C) {}
54 CCState::AnalyzeFormalArguments(Ins, Fn);
65 CCState::AnalyzeCallOperands(Outs, Fn);
PPCCallingConv.cpp 17 CCState &) {
27 CCState &State) {
35 CCState &State) {
60 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
85 CCState &State) {
113 CCState &State) {
142 CCState &State) {
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
CallingConvLower.cpp 9 // This file implements the CCState class, used for lowering and implementing
30 CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf,
44 void CCState::HandleByVal(unsigned ValNo, MVT ValVT, MVT LocVT,
61 void CCState::MarkAllocated(MCPhysReg Reg) {
66 void CCState::MarkUnallocated(MCPhysReg Reg) {
71 bool CCState::IsShadowAllocatedReg(MCRegister Reg) const {
90 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
104 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs,
118 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/M68k/
M68kCallingConv.h 27 class M68kCCState : public CCState {
34 : CCState(CC, IsVarArg, MF, Locs, C), F(F) {}
41 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsCCState.h 1 //===---- MipsCCState.h - CCState with Mips specific extensions -----------===//
20 class MipsCCState : public CCState {
86 : CCState(CC, isVarArg, MF, locs, C), SpecialCallingConv(SpecialCC) {}
94 CCState::AnalyzeCallOperands(Outs, Fn);
113 CCState::AnalyzeFormalArguments(Ins, Fn);
124 CCState::AnalyzeCallResult(Ins, Fn);
134 CCState::AnalyzeReturn(Outs, Fn);
144 bool Return = CCState::CheckReturn(ArgsFlags, Fn);
Mips16ISelLowering.h 35 const CCState &CCInfo, unsigned NextStackOffset,
MipsSEISelLowering.h 64 const CCState &CCInfo, unsigned NextStackOffset,
  /src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZCallingConv.h 32 class SystemZCCState : public CCState {
49 : CCState(CC, isVarArg, MF, locs, C) {}
62 CCState::AnalyzeFormalArguments(Ins, Fn);
76 CCState::AnalyzeCallOperands(Outs, Fn);
98 CCState &State) {
145 ISD::ArgFlagsTy &ArgFlags, CCState &State) {
169 CCState &State) {
208 CCState &) {
213 ISD::ArgFlagsTy &, CCState &) {
219 CCState &)
    [all...]
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
CallingConvLower.h 9 // This file declares the CCState and CCValAssign classes, used for lowering
27 class CCState;
179 ISD::ArgFlagsTy ArgFlags, CCState &State);
186 ISD::ArgFlagsTy &ArgFlags, CCState &State);
188 /// CCState - This class holds information needed while lowering arguments and
191 class CCState {
250 CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
CallLowering.h 174 ISD::ArgFlagsTy Flags, CCState &State) {
376 CCState &CCInfo) const;
391 /// processed these arguments to populate \p CCState and \p ArgLocs.
393 CCState &CCState,
460 bool checkReturn(CCState &CCInfo, SmallVectorImpl<BaseArgInfo> &Outs,
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUCallLowering.h 55 CCState &CCInfo,
SIISelLowering.h 338 CCState &CCInfo,
464 void allocateHSAUserSGPRs(CCState &CCInfo,
469 void allocateSystemSGPRs(CCState &CCInfo,
475 void allocateSpecialEntryInputVGPRs(CCState &CCInfo,
480 CCState &CCInfo,
485 void allocateSpecialInputVGPRs(CCState &CCInfo,
489 void allocateSpecialInputVGPRsFixed(CCState &CCInfo,
AMDGPUCallLowering.cpp 275 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs,
436 static void allocateHSAUserSGPRs(CCState &CCInfo,
501 CCState CCInfo(F.getCallingConv(), F.isVarArg(), MF, ArgLocs, F.getContext());
591 CCState CCInfo(CC, F.isVarArg(), MF, ArgLocs, F.getContext());
750 CCState &CCInfo,
989 CCState OutInfo(CalleeCC, false, MF, OutLocs, CallerF.getContext());
1156 CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext());
1182 CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext());
1314 CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext());
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARC/
ARCISelLowering.cpp 238 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), ArgLocs,
245 CCState RetCCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), RVLocs,
456 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), ArgLocs,
597 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, Context);
618 // CCState - Info about the registers and stack slot.
619 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), RVLocs,
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.h 484 void analyzeInputArgs(MachineFunction &MF, CCState &CCInfo,
487 void analyzeOutputArgs(MachineFunction &MF, CCState &CCInfo,
550 CCState &CCInfo, CallLoweringInfo &CLI, MachineFunction &MF,
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
CallLowering.cpp 520 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, F.getContext());
538 CCState &CCInfo) const {
609 CCState &CCInfo,
868 bool CallLowering::checkReturn(CCState &CCInfo,
978 CCState CCInfo1(CalleeCC, Info.IsVarArg, MF, ArgLocs1, F.getContext());
983 CCState CCInfo2(CallerCC, F.isVarArg(), MF, ArgLocs2, F.getContext());
  /src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/
MSP430ISelLowering.cpp 440 static void AnalyzeVarArgs(CCState &State,
445 static void AnalyzeVarArgs(CCState &State,
455 static void AnalyzeArguments(CCState &State,
549 static void AnalyzeRetResult(CCState &State,
554 static void AnalyzeRetResult(CCState &State,
560 static void AnalyzeReturnValues(CCState &State,
628 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs,
729 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, Context);
749 // CCState - Info about the registers and stack slot.
750 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/BPF/
BPFISelLowering.cpp 316 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.getContext());
394 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.getContext());
511 // CCState - Info about the registers and stack slot.
512 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, *DAG.getContext());
555 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, *DAG.getContext());

Completed in 59 milliseconds

1 2 3