HomeSort by: relevance | last modified time | path
    Searched refs:CC_SW_RST1 (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/mips/ingenic/
ingenic_coreregs.h 41 #define CC_SW_RST1 __BIT(1) /* reset core 1 */
  /src/sys/arch/evbmips/ingenic/
cpu.c 96 reg &= ~CC_SW_RST1; /* get core 1 out of reset */

Completed in 12 milliseconds