HomeSort by: relevance | last modified time | path
    Searched refs:CGTS_SM_CTRL_REG (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
trinityd.h 226 #define CGTS_SM_CTRL_REG 0x9150
radeon_ni.c 905 u32 cgts_sm_ctrl_reg; local in function:cayman_gpu_init
1173 cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);
1175 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);
1176 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
rv770d.h 312 #define CGTS_SM_CTRL_REG 0x9150
radeon_cypress_dpm.c 184 u32 cgts_sm_ctrl_reg; local in function:cypress_mg_clock_gating_enable
187 cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT;
189 cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT;
191 cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT;
201 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
222 WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0);
radeon_trinity_dpm.c 422 WREG32(CGTS_SM_CTRL_REG, CGTS_SM_CTRL_REG_ENABLE);
424 WREG32(CGTS_SM_CTRL_REG, CGTS_SM_CTRL_REG_DISABLE);
nid.h 421 #define CGTS_SM_CTRL_REG 0x9150
cikd.h 1655 #define CGTS_SM_CTRL_REG 0x3c000
sid.h 1143 #define CGTS_SM_CTRL_REG 0x9150
radeon_si.c 5408 orig = data = RREG32(CGTS_SM_CTRL_REG);
5411 WREG32(CGTS_SM_CTRL_REG, data);
5443 orig = data = RREG32(CGTS_SM_CTRL_REG);
5446 WREG32(CGTS_SM_CTRL_REG, data);
evergreend.h 342 #define CGTS_SM_CTRL_REG 0x9150
radeon_rv770_dpm.c 164 WREG32(CGTS_SM_CTRL_REG, RV770_MGCGCGTSSMCTRL_DFLT);
radeon_cik.c 6085 orig = data = RREG32(CGTS_SM_CTRL_REG);
6097 WREG32(CGTS_SM_CTRL_REG, data);
6117 orig = data = RREG32(CGTS_SM_CTRL_REG);
6120 WREG32(CGTS_SM_CTRL_REG, data);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
sid.h 1142 #define CGTS_SM_CTRL_REG 0x2454

Completed in 48 milliseconds