HomeSort by: relevance | last modified time | path
    Searched refs:CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_7_0_0_sh_mask.h 253 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000
smu_7_1_1_sh_mask.h 243 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000
smu_7_0_1_sh_mask.h 245 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000
smu_7_1_0_sh_mask.h 243 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000
smu_7_1_2_sh_mask.h 245 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000
smu_7_1_3_sh_mask.h 271 #define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK 0x40000

Completed in 85 milliseconds