HomeSort by: relevance | last modified time | path
    Searched refs:CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_fiji_baco.c 106 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
amdgpu_polaris_baco.c 109 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
amdgpu_tonga_baco.c 114 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_cik.c 1771 data &= ~CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK;
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_7_0_0_sh_mask.h 237 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4
smu_7_1_1_sh_mask.h 227 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4
smu_7_0_1_sh_mask.h 229 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4
smu_7_1_0_sh_mask.h 227 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4
smu_7_1_2_sh_mask.h 229 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4
smu_7_1_3_sh_mask.h 255 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK 0x4

Completed in 81 milliseconds