HomeSort by: relevance | last modified time | path
    Searched refs:CLOCK_SOURCE_ID_PLL2 (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/dce110/
amdgpu_command_table_helper_dce110.c 114 case CLOCK_SOURCE_ID_PLL2:
183 case CLOCK_SOURCE_ID_PLL2:
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/dce80/
amdgpu_command_table_helper_dce80.c 125 case CLOCK_SOURCE_ID_PLL2:
169 case CLOCK_SOURCE_ID_PLL2:
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
amdgpu_command_table_helper.c 226 case CLOCK_SOURCE_ID_PLL2:
amdgpu_command_table_helper2.c 206 case CLOCK_SOURCE_ID_PLL2:
amdgpu_command_table.c 956 else if (CLOCK_SOURCE_ID_PLL2 == bp_params->pll_id)
1295 else if (bp_params->pll_id == CLOCK_SOURCE_ID_PLL2)
1318 else if (bp_params->pll_id == CLOCK_SOURCE_ID_PLL2)
1379 case CLOCK_SOURCE_ID_PLL2:
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/dce112/
amdgpu_command_table_helper2_dce112.c 111 case CLOCK_SOURCE_ID_PLL2:
amdgpu_command_table_helper_dce112.c 111 case CLOCK_SOURCE_ID_PLL2:
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
amdgpu_dce_hwseq.c 189 } else if (clk_src->id <= CLOCK_SOURCE_ID_PLL2) {
  /src/sys/external/bsd/drm2/dist/drm/amd/display/include/
grph_object_id.h 99 CLOCK_SOURCE_ID_PLL2,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/
amdgpu_dce80_resource.c 966 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);
976 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);
1163 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);
1173 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);
1358 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[1], false);
1366 dce80_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[1], false);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
amdgpu_dce100_resource.c 984 dce100_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);
994 dce100_clock_source_create(ctx, bp, CLOCK_SOURCE_ID_PLL2, &clk_src_regs[2], false);

Completed in 17 milliseconds