HomeSort by: relevance | last modified time | path
    Searched refs:COM_REG_DLBL (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/mips/alchemy/dev/
com_aubus.c 178 [COM_REG_DLBL] = AUCOM_DLB,
  /src/sys/arch/mips/cavium/dev/
octeon_uart.c 74 [COM_REG_DLBL] = MIO_UART_DLL_OFFSET,
  /src/sys/dev/ic/
comvar.h 88 #define COM_REG_DLBL 2
com.c 261 [COM_REG_DLBL] = com_dlbl,
1936 CSR_WRITE_2(regsp, COM_REG_DLBL, sc->sc_dlbl +
1940 CSR_WRITE_1(regsp, COM_REG_DLBL, sc->sc_dlbl);
2409 CSR_WRITE_1(regsp, COM_REG_DLBL, sc->sc_dlbl);
2430 CSR_WRITE_1(regsp, COM_REG_DLBL, sc->sc_dlbl);
2745 CSR_WRITE_2(regsp, COM_REG_DLBL, rate);
2753 CSR_WRITE_1(regsp, COM_REG_DLBL, rate & 0xff);
  /src/sys/arch/mips/ralink/
ralink_com.c 373 [COM_REG_DLBL] = RA_UART_DLL,

Completed in 16 milliseconds