HomeSort by: relevance | last modified time | path
    Searched refs:CP_ME1_PIPE1_INT_CNTL (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
cikd.h 1361 #define CP_ME1_PIPE1_INT_CNTL 0xC218
radeon_cik.c 6897 WREG32(CP_ME1_PIPE1_INT_CNTL, 0);
7080 cp_m1p1 = RREG32(CP_ME1_PIPE1_INT_CNTL) & ~TIME_STAMP_INT_ENABLE;
7251 WREG32(CP_ME1_PIPE1_INT_CNTL, cp_m1p1);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v8_0.c 6656 WREG32_FIELD(CP_ME1_PIPE1_INT_CNTL, CP_ECC_ERROR_INT_ENABLE,

Completed in 24 milliseconds