HomeSort by: relevance | last modified time | path
    Searched refs:CS1 (Results 1 - 10 of 10) sorted by relevancy

  /src/crypto/external/apache2/openssl/dist/test/recipes/30-test_evp_data/
evpciph_aes_cts.txt 41 # Manually edited using the same inputs to also produce CS1 ciphertext
45 # 17 bytes Input((Default is CS1 if CTSMode is not specified)
55 CTSMode = CS1
64 CTSMode = CS1
79 # 64 bytes input (CS1 is equivalent to CBC when the last block in full)
81 CTSMode = CS1
93 CTSMode = CS1
101 CTSMode = CS1
109 CTSMode = CS1
117 CTSMode = CS1
    [all...]
  /src/crypto/external/bsd/openssl/dist/test/recipes/30-test_evp_data/
evpciph_aes_cts.txt 41 # Manually edited using the same inputs to also produce CS1 ciphertext
45 # 17 bytes Input((Default is CS1 if CTSMode is not specified)
55 CTSMode = CS1
64 CTSMode = CS1
79 # 64 bytes input (CS1 is equivalent to CBC when the last block in full)
81 CTSMode = CS1
93 CTSMode = CS1
101 CTSMode = CS1
109 CTSMode = CS1
117 CTSMode = CS1
    [all...]
  /src/external/gpl3/gcc/dist/libgcc/config/libbid/
bid64_sqrt.c 216 UINT128 CX, CX2, A10, S2, T128, CS, CSM, CS2, C256, CS1,
359 __sqr64_fast (CS1, CS0)
360 if ((CS1.w[0] != A10.w[0]) || (CS1.w[1] != A10.w[1])) {
  /src/external/gpl3/gcc.old/dist/libgcc/config/libbid/
bid64_sqrt.c 216 UINT128 CX, CX2, A10, S2, T128, CS, CSM, CS2, C256, CS1,
359 __sqr64_fast (CS1, CS0)
360 if ((CS1.w[0] != A10.w[0]) || (CS1.w[1] != A10.w[1])) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonRegisterInfo.cpp 172 Reserved.set(Hexagon::CS1); // C13
HexagonISelLowering.cpp 333 .Case("cs1", Hexagon::CS1)
HexagonInstrInfo.cpp 1013 unsigned CSx = (Mx == Hexagon::M0 ? Hexagon::CS0 : Hexagon::CS1);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/Disassembler/
HexagonDisassembler.cpp 664 /* 12 */ CS0, CS1, UPCYCLELO, UPCYCLEHI,
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/IPO/
AttributorAttributes.cpp 3477 ChangeStatus CS1 = clampStateAndIndicateChange(S.GlobalState, R.GlobalState);
3478 return CS0 | CS1;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 6955 SDValue CS1 =
6959 Res = DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, CS1, CC2Val, Cmp);
7153 SDValue CS1 = DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, FVal, CC1Val, Cmp);
7159 return DAG.getNode(AArch64ISD::CSEL, dl, VT, TVal, CS1, CC2Val, Cmp);
7163 return CS1;

Completed in 132 milliseconds