HomeSort by: relevance | last modified time | path
    Searched refs:CombineOpc (Results 1 - 3 of 3) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
LegalizeVectorTypes.cpp 2302 unsigned CombineOpc = ISD::getVecReduceBaseOpcode(N->getOpcode());
2303 SDValue Partial = DAG.getNode(CombineOpc, dl, LoOpVT, Lo, Hi, N->getFlags());
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64InstrInfo.cpp 4502 // \param CombineOpc instruction in the basic block \param MBB
4504 unsigned CombineOpc, unsigned ZeroReg = 0,
4512 if (!MI || MI->getParent() != &MBB || (unsigned)MI->getOpcode() != CombineOpc)
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelLowering.cpp 22959 unsigned CombineOpc;
22963 CombineOpc = X86ISD::FOR;
22968 CombineOpc = X86ISD::FAND;
22987 Cmp = DAG.getNode(CombineOpc, dl, VT, Cmp0, Cmp1);
    [all...]

Completed in 36 milliseconds