HomeSort by: relevance | last modified time | path
    Searched refs:CurCycle (Results 1 - 7 of 7) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
ScheduleDAGVLIW.cpp 87 void scheduleNodeTopDown(SUnit *SU, unsigned CurCycle);
150 void ScheduleDAGVLIW::scheduleNodeTopDown(SUnit *SU, unsigned CurCycle) {
151 LLVM_DEBUG(dbgs() << "*** Scheduling [" << CurCycle << "]: ");
155 assert(CurCycle >= SU->getDepth() && "Node scheduled above its depth!");
156 SU->setDepthToAtLeast(CurCycle);
166 unsigned CurCycle = 0;
188 if (PendingQueue[i]->getDepth() == CurCycle) {
196 assert(PendingQueue[i]->getDepth() > CurCycle && "Negative latency?");
205 ++CurCycle;
236 scheduleNodeTopDown(FoundSUnit, CurCycle);
    [all...]
ScheduleDAGFast.cpp 100 void ReleasePredecessors(SUnit *SU, unsigned CurCycle);
160 void ScheduleDAGFast::ReleasePredecessors(SUnit *SU, unsigned CurCycle) {
172 LiveRegCycles[Pred.getReg()] = CurCycle;
181 void ScheduleDAGFast::ScheduleNodeBottomUp(SUnit *SU, unsigned CurCycle) {
182 LLVM_DEBUG(dbgs() << "*** Scheduling [" << CurCycle << "]: ");
185 assert(CurCycle >= SU->getHeight() && "Node scheduled below its height!");
186 SU->setHeightToAtLeast(CurCycle);
189 ReleasePredecessors(SU, CurCycle);
525 unsigned CurCycle = 0;
528 ReleasePredecessors(&ExitSU, CurCycle);
    [all...]
ScheduleDAGRRList.cpp 155 /// CurCycle - The current scheduler state corresponds to this cycle.
156 unsigned CurCycle = 0;
358 CurCycle = 0;
630 if (NextCycle <= CurCycle)
637 CurCycle = NextCycle;
640 for (; CurCycle != NextCycle; ++CurCycle) {
664 // Bump CurCycle to account for latency. We assume the latency of other
688 AdvanceToCycle(CurCycle + Stalls);
692 /// Does not update CurCycle
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
PostRASchedulerList.cpp 191 void ScheduleNodeTopDown(SUnit *SU, unsigned CurCycle);
195 void emitNoop(unsigned CurCycle);
497 void SchedulePostRATDList::ScheduleNodeTopDown(SUnit *SU, unsigned CurCycle) {
498 LLVM_DEBUG(dbgs() << "*** Scheduling [" << CurCycle << "]: ");
502 assert(CurCycle >= SU->getDepth() &&
504 SU->setDepthToAtLeast(CurCycle);
512 void SchedulePostRATDList::emitNoop(unsigned CurCycle) {
513 LLVM_DEBUG(dbgs() << "*** Emitting noop in cycle " << CurCycle << '\n');
522 unsigned CurCycle = 0;
555 if (PendingQueue[i]->getDepth() <= CurCycle) {
    [all...]
ScoreboardHazardRecognizer.cpp 47 unsigned CurCycle = 0;
50 unsigned StageDepth = CurCycle + IS->getCycles();
52 CurCycle += IS->getNextCycles();
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
GCNILPSched.cpp 37 /// CurCycle - The current scheduler state corresponds to this cycle.
38 unsigned CurCycle = 0;
259 if (C.SU->getHeight() <= CurCycle) {
269 if (NextCycle <= CurCycle)
271 CurCycle = NextCycle;
321 advanceToCycle(std::max(CurCycle + 1, EarliestSU->getHeight()));
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
ScheduleDAG.h 499 unsigned CurCycle = 0;
547 CurCycle = Cycle;
551 return CurCycle;

Completed in 28 milliseconds