HomeSort by: relevance | last modified time | path
    Searched refs:CvtSrc (Results 1 - 3 of 3) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUPostLegalizerCombiner.cpp 238 Register CvtSrc = MatchInfo.CvtVal;
242 CvtSrc = B.buildAnyExt(S32, CvtSrc).getReg(0);
246 B.buildInstr(NewOpc, {MI.getOperand(0)}, {CvtSrc}, MI.getFlags());
AMDGPUISelLowering.cpp 3805 SDValue CvtSrc = N0.getOperand(0);
3806 if (CvtSrc.getOpcode() == ISD::FNEG) {
3809 return DAG.getNode(Opc, SL, VT, CvtSrc.getOperand(0));
3817 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc);
3821 SDValue CvtSrc = N0.getOperand(0);
3823 if (CvtSrc.getOpcode() == ISD::FNEG) {
3826 CvtSrc.getOperand(0), N0.getOperand(1));
3833 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc);
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp 13305 SDValue CvtSrc = N1.getOperand(0);
13306 SDValue N100 = CvtSrc.getOperand(0);
13307 SDValue N101 = CvtSrc.getOperand(1);
13308 SDValue N102 = CvtSrc.getOperand(2);
13311 CvtSrc.getValueType())) {

Completed in 35 milliseconds