HomeSort by: relevance | last modified time | path
    Searched refs:DCO_MEM_POWER_STATE__HDMI0_MEM_PWR_STATE__SHIFT (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_sh_mask.h 5050 #define DCO_MEM_POWER_STATE__HDMI0_MEM_PWR_STATE__SHIFT 0x00000012
dce_8_0_sh_mask.h 2920 #define DCO_MEM_POWER_STATE__HDMI0_MEM_PWR_STATE__SHIFT 0x12

Completed in 68 milliseconds