HomeSort by: relevance | last modified time | path
    Searched refs:DCO_MEM_POWER_STATE__HDMI3_MEM_PWR_STATE_MASK (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_sh_mask.h 5055 #define DCO_MEM_POWER_STATE__HDMI3_MEM_PWR_STATE_MASK 0x03000000L
dce_8_0_sh_mask.h 2925 #define DCO_MEM_POWER_STATE__HDMI3_MEM_PWR_STATE_MASK 0x3000000

Completed in 250 milliseconds