HomeSort by: relevance | last modified time | path
    Searched refs:DCR_UIC_ER (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/arch/powerpc/ibm4xx/
pic_uic.c 164 return mfdcr(DCR_UIC0_BASE + DCR_UIC_ER);
176 mtdcr(DCR_UIC0_BASE + DCR_UIC_ER, v);
222 return mfdcr(DCR_UIC1_BASE + DCR_UIC_ER);
234 mtdcr(DCR_UIC1_BASE + DCR_UIC_ER, v);
276 return mfdcr(DCR_UIC2_BASE + DCR_UIC_ER);
288 mtdcr(DCR_UIC2_BASE + DCR_UIC_ER, v);
332 return mfdcr(DCR_UIC3_BASE + DCR_UIC_ER);
344 mtdcr(DCR_UIC3_BASE + DCR_UIC_ER, v);
  /src/sys/arch/evbppc/sam460ex/
machdep.c 222 mtdcr(DCR_UIC0_BASE + DCR_UIC_ER, 0);
223 mtdcr(DCR_UIC1_BASE + DCR_UIC_ER, 0);
224 mtdcr(DCR_UIC2_BASE + DCR_UIC_ER, 0);
225 mtdcr(DCR_UIC3_BASE + DCR_UIC_ER, 0);
647 (unsigned int)mfdcr((base) + DCR_UIC_ER), \
  /src/sys/arch/evbppc/walnut/
machdep.c 107 mtdcr(DCR_UIC0_BASE + DCR_UIC_ER, 0);
  /src/sys/arch/evbppc/dht/
machdep.c 169 mtdcr(DCR_UIC0_BASE + DCR_UIC_ER, 0);
  /src/sys/arch/evbppc/obs405/
obs200_machdep.c 129 mtdcr(DCR_UIC0_BASE + DCR_UIC_ER, 0);
  /src/sys/arch/powerpc/include/ibm4xx/
dcr4xx.h 99 #define DCR_UIC_ER 0x002 /* UIC Enable Register */

Completed in 19 milliseconds