HomeSort by: relevance | last modified time | path
    Searched refs:DC_DISP_BLEND_CURSOR_CONTROL_DST_BLEND_FACTOR_SEL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/arm/nvidia/
tegra_dcreg.h 295 #define DC_DISP_BLEND_CURSOR_CONTROL_DST_BLEND_FACTOR_SEL __BITS(17,16)
tegra_drm_mode.c 459 cfg &= ~DC_DISP_BLEND_CURSOR_CONTROL_DST_BLEND_FACTOR_SEL;
460 cfg |= __SHIFTIN(2, DC_DISP_BLEND_CURSOR_CONTROL_DST_BLEND_FACTOR_SEL);

Completed in 13 milliseconds