HomeSort by: relevance | last modified time | path
    Searched refs:DMAADDR (Results 1 - 25 of 38) sorted by relevancy

1 2

  /src/sys/dev/usb/
usb_mem.h 70 #define DMAADDR(dma, o) usb_dmaaddr((dma), (o))
ehci.c 562 const bus_addr_t flba = DMAADDR(&sc->sc_fldma, 0);
1531 EOWRITE4(sc, EHCI_PERIODICLISTBASE, DMAADDR(&sc->sc_fldma, 0));
2936 const bus_addr_t baddr = DMAADDR(&dma, offs);
3001 const bus_addr_t baddr = DMAADDR(&dma, offs);
3176 paddr_t a = EHCI_PAGE(DMAADDR(dma,
3194 (uintptr_t)DMAADDR(&xfer->ux_dmabuf, curoffs), curlen, 0);
3269 const bus_addr_t baddr = DMAADDR(&dma, offs);
3330 const bus_addr_t baddr = DMAADDR(&dma, offs);
3653 const bus_addr_t ba = DMAADDR(&epipe->ctrl.reqdma, 0);
3772 const bus_addr_t ba = DMAADDR(&epipe->ctrl.reqdma, 0)
    [all...]
ohci.c 426 sed->physaddr = DMAADDR(&dma, offs);
494 std->physaddr = DMAADDR(&dma, offs);
650 const ohci_physaddr_t sdataphys = DMAADDR(dma, curoffs);
664 const ohci_physaddr_t edataphys = DMAADDR(dma, edataoffs);
753 sitd->physaddr = DMAADDR(&dma, offs);
1021 OWRITE4(sc, OHCI_HCCA, DMAADDR(&sc->sc_hccadma, 0));
1182 OWRITE4(sc, OHCI_HCCA, DMAADDR(&sc->sc_hccadma, 0));
2893 setup->td->td_cbp = HTOO32(DMAADDR(&opipe->ctrl.reqdma, 0));
3613 buf = DMAADDR(&xfer->ux_dmabuf, 0);
3635 buf = DMAADDR(&xfer->ux_dmabuf, boff)
    [all...]
uhci.c 465 UWRITE4(sc, UHCI_FLBASEADDR, DMAADDR(&sc->sc_dma, 0));
729 UWRITE4(sc, UHCI_FLBASEADDR, DMAADDR(&sc->sc_dma, 0));
1845 std->physaddr = DMAADDR(&dma, offs);
1911 sqh->physaddr = DMAADDR(&dma, offs);
2106 const bus_addr_t sbp = DMAADDR(dma, offs);
2107 const bus_addr_t ebp = DMAADDR(dma, offs + l - 1);
2109 l = PAGE_SIZE - (DMAADDR(dma, offs) & PAGE_MASK);
2135 std->td.td_buffer = htole32(DMAADDR(dma, offs));
2536 setup->td.td_buffer = htole32(DMAADDR(&upipe->ctrl.reqdma, 0));
2885 buf = DMAADDR(&xfer->ux_dmabuf, offs)
    [all...]
xhci.c 511 return DMAADDR(&xs->xs_dc_dma, sc->sc_ctxsz * dci);
526 return DMAADDR(&xs->xs_ic_dma, sc->sc_ctxsz * ici);
538 return DMAADDR(&xr->xr_dma, XHCI_TRB_SIZE * idx);
1561 spbufarray[i] = htole64(DMAADDR(dma, 0));
1625 (uintmax_t)DMAADDR(&sc->sc_eventst_dma, 0),
1641 (uintmax_t)DMAADDR(&sc->sc_dcbaa_dma, 0),
1650 htole64(DMAADDR(&sc->sc_spbufarray_dma, 0));
1686 xhci_rt_write_8(sc, XHCI_ERSTBA(0), DMAADDR(&sc->sc_eventst_dma, 0));
1690 xhci_op_write_8(sc, XHCI_DCBAAP, DMAADDR(&sc->sc_dcbaa_dma, 0));
3593 xhci_set_dcba(sc, DMAADDR(&xs->xs_dc_dma, 0), slot)
    [all...]
  /src/sys/dev/pci/
coramvar.h 39 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
cxdtvvar.h 37 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
eapvar.h 21 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
esavar.h 50 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
emuxkivar.h 97 #define DMAADDR(ptr) DMASEGADDR(ptr, 0)
cmpcivar.h 57 #define DMAADDR(dma) ((dma)->cd_map->dm_segs[0].ds_addr)
esmvar.h 133 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
cs428x.h 58 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
auixp.c 83 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
464 "in %d segs\n", KERNADDR(dma), (uint32_t) DMAADDR(dma), dma->size,
585 caddr_p = DMAADDR(c_dma);
586 saddr_p = DMAADDR(s_dma);
599 next_caddr_p = DMAADDR(c_dma);
656 value = DMAADDR(dma);
cs4280.c 617 if (DMAADDR(p) % sc->dma_align != 0 ) {
618 printf("cs4280_trigger_output: DMAADDR(p)=0x%lx does not start"
619 "4kB align\n", (ulong)DMAADDR(p));
640 BA1WRITE4(sc, CS4280_PBA, DMAADDR(p));
688 if (DMAADDR(p) % sc->dma_align != 0) {
689 printf("cs4280_trigger_input: DMAADDR(p)=0x%lx does not start"
690 "4kB align\n", (ulong)DMAADDR(p));
703 BA1WRITE4(sc, CS4280_CBA, DMAADDR(p));
sv.c 121 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
537 (long)p->segs[0].ds_addr, (long)KERNADDR(p), (long)DMAADDR(p)));
720 (int)DMAADDR(p), dma_count));
723 DMAADDR(p));
775 (int)DMAADDR(p), dma_count));
778 DMAADDR(p));
cs4281.c 501 DPRINTF(("cs4281_trigger_output: DMAADDR(p)=0x%x count=%d\n",
502 (int)DMAADDR(p), dma_count));
503 BA0WRITE4(sc, CS4281_DBA0, DMAADDR(p));
581 DPRINTF(("cs4281_trigger_input: DMAADDR(p)=0x%x count=%d\n",
582 (int)DMAADDR(p), dma_count));
583 BA0WRITE4(sc, CS4281_DBA1, DMAADDR(p));
esm.c 669 ess->pch.base = DMAADDR(p) + MAESTRO_PLAYBUF_OFF;
693 ess->rch.base = DMAADDR(p) + MAESTRO_RECBUF_L_OFF;
696 ess->rch.base = DMAADDR(p) + MAESTRO_RECBUF_OFF;
908 chctl = (DMAADDR(p) + choffset - 0x10) &
1275 DPRINTF(ESM_DEBUG_DMA, (" = %p (DMAADDR 0x%x)\n",
1277 (int)DMAADDR(&ess->sc_dma) + off));
1641 DMAADDR(&ess->sc_dma) >> WAVCACHE_BASEADDR_SHIFT);
1726 DMAADDR(&ess->sc_dma) >> WAVCACHE_BASEADDR_SHIFT);
eap.c 1096 (int)DMAADDR(p),
1100 EWRITE4(sc, EAP_DAC2_ADDR, DMAADDR(p));
1107 (int)DMAADDR(p),
1111 EWRITE4(sc, EAP_DAC1_ADDR, DMAADDR(p));
1185 (int)DMAADDR(p),
1188 EWRITE4(sc, EAP_ADC_ADDR, DMAADDR(p));
yds.c 93 #define DMAADDR(p) ((p)->map->dm_segs[0].ds_addr)
293 pa = DMAADDR(&sc->sc_ctrldata) + sc->pbankoff;
450 da = DMAADDR(p);
1388 s = DMAADDR(p);
1504 s = DMAADDR(p);
  /src/sys/arch/x68k/dev/
vsvar.h 80 #define DMAADDR(dma) ((dma)->vd_map->dm_segs[0].ds_addr)
  /src/sys/arch/amiga/amiga/
cc.h 103 #define DMAADDR(lng) (u_long)(((0x7 & lng) << 16)|(lng & 0xffff))
  /src/sys/external/bsd/dwc2/dist/
dwc2_hcdddma.c 116 qh->desc_list_dma = DMAADDR(&qh->desc_list_usbdma, 0);
155 hsotg->frame_list_dma = DMAADDR(&hsotg->frame_list_usbdma, 0);
554 dma_desc->buf = (u32)(DMAADDR(qtd->urb->usbdma, frame_desc->offset));
757 chan->xfer_dma = DMAADDR(qtd->urb->usbdma,
904 dma_desc->buf = (u32)(DMAADDR(qtd->urb->usbdma, frame_desc->offset));
  /src/sys/arch/mips/adm5120/dev/
ahci.c 884 td->buffer = DMAADDR(&reqdma,0) | 0xa0000000;
891 td1->buffer = DMAADDR(&xfer->ux_dmabuf,0) | 0xa0000000;
1208 td[i]->buffer = DMAADDR(&xfer->ux_dmabuf, offset) | 0xa0000000;
  /src/sys/external/bsd/dwc2/
dwc2.c 949 KERNADDR(&dpipe->req_dma, 0), DMAADDR(&dpipe->req_dma, 0),
990 dwc2_urb->setup_dma = DMAADDR(&dpipe->req_dma, 0);
1005 dwc2_urb->dma = DMAADDR(dwc2_urb->usbdma, 0);

Completed in 122 milliseconds

1 2