HomeSort by: relevance | last modified time | path
    Searched refs:DMA_STATUS_REG (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_ni.c 877 case (DMA_STATUS_REG + DMA0_REGISTER_OFFSET):
878 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET):
1775 /* DMA_STATUS_REG 0 */
1776 tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET);
1780 /* DMA_STATUS_REG 1 */
1781 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);
nid.h 1332 #define DMA_STATUS_REG 0xd034
radeon_r600.c 188 case DMA_STATUS_REG:
1617 RREG32(DMA_STATUS_REG));
1679 /* DMA_STATUS_REG */
1680 tmp = RREG32(DMA_STATUS_REG);
sid.h 1842 #define DMA_STATUS_REG 0xd034
radeon_evergreen.c 1110 case DMA_STATUS_REG:
3795 RREG32(DMA_STATUS_REG));
3798 RREG32(DMA_STATUS_REG + 0x800));
3852 /* DMA_STATUS_REG */
3853 tmp = RREG32(DMA_STATUS_REG);
radeon_si.c 1329 case (DMA_STATUS_REG + DMA0_REGISTER_OFFSET):
1330 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET):
3808 /* DMA_STATUS_REG 0 */
3809 tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET);
3813 /* DMA_STATUS_REG 1 */
3814 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);
evergreend.h 2627 #define DMA_STATUS_REG 0xd034
r600d.h 640 #define DMA_STATUS_REG 0xd034
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_si.c 990 {DMA_STATUS_REG + DMA0_REGISTER_OFFSET},
991 {DMA_STATUS_REG + DMA1_REGISTER_OFFSET},
sid.h 1906 #define DMA_STATUS_REG 0x340d

Completed in 68 milliseconds