HomeSort by: relevance | last modified time | path
    Searched refs:DPLL_CTRL1_LINK_RATE_MASK (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_cdclk.c 851 switch (val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) {
863 MISSING_CASE(val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0));
964 DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0));
intel_ddi.c 1639 link_clock = pll_state->ctrl1 & DPLL_CTRL1_LINK_RATE_MASK(0);
intel_dpll_mgr.c 1003 DPLL_CTRL1_LINK_RATE_MASK(id));
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_reg.h 9965 #define DPLL_CTRL1_LINK_RATE_MASK(id) (7 << ((id) * 6 + 1))

Completed in 94 milliseconds