HomeSort by: relevance | last modified time | path
    Searched refs:DPPCLK (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
dcn20_dccg.h 35 DCCG_SRII(DTO_PARAM, DPPCLK, 0),\
36 DCCG_SRII(DTO_PARAM, DPPCLK, 1),\
37 DCCG_SRII(DTO_PARAM, DPPCLK, 2),\
38 DCCG_SRII(DTO_PARAM, DPPCLK, 3),\
43 DCCG_SRII(DTO_PARAM, DPPCLK, 4),\
44 DCCG_SRII(DTO_PARAM, DPPCLK, 5)
53 DCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 0, mask_sh),\
54 DCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 0, mask_sh),\
55 DCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 1, mask_sh),\
56 DCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 1, mask_sh),
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
amdgpu_display_mode_vba_21.c 47 double DPPCLK;
317 double DPPCLK[],
359 double DPPCLK[],
403 double DPPCLK[],
742 if (myPipe->DPPCLK == 0.0 || myPipe->DISPCLK == 0.0)
745 *DSTXAfterScaler = DPPCycles * myPipe->PixelClock / myPipe->DPPCLK
761 TotalRepeaterDelayTime = MaxInterDCNTileRepeaters * (2.0 / myPipe->DPPCLK + 3.0 / myPipe->DISPCLK);
762 *VUpdateWidthPix = (14.0 / myPipe->DCFCLKDeepSleep + 12.0 / myPipe->DPPCLK + TotalRepeaterDelayTime)
766 150.0 / myPipe->DPPCLK,
767 TotalRepeaterDelayTime + 20.0 / myPipe->DCFCLKDeepSleep + 10.0 / myPipe->DPPCLK)
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
amdgpu_display_mode_vba_20v2.c 69 double DPPCLK,
98 double DPPCLK,
476 double DPPCLK,
525 if (DPPCLK == 0.0 || DISPCLK == 0.0)
528 *DSTXAfterScaler = DPPCycles * PixelClock / DPPCLK + DISPCLKCycles * PixelClock / DISPCLK
548 double DPPCLK,
615 TotalRepeaterDelayTime = MaxInterDCNTileRepeaters * (2.0 / DPPCLK + 3.0 / DISPCLK);
616 *VUpdateWidthPix = (14.0 / DCFCLKDeepSleep + 12.0 / DPPCLK + TotalRepeaterDelayTime)
620 150.0 / DPPCLK,
621 TotalRepeaterDelayTime + 20.0 / DCFCLKDeepSleep + 10.0 / DPPCLK)
    [all...]
amdgpu_display_mode_vba_20.c 63 double DPPCLK,
446 double DPPCLK,
533 if (DPPCLK == 0.0 || DISPCLK == 0.0)
536 *DSTXAfterScaler = DPPCycles * PixelClock / DPPCLK + DISPCLKCycles * PixelClock / DISPCLK
552 TotalRepeaterDelayTime = MaxInterDCNTileRepeaters * (2.0 / DPPCLK + 3.0 / DISPCLK);
553 *VUpdateWidthPix = (14.0 / DCFCLKDeepSleep + 12.0 / DPPCLK + TotalRepeaterDelayTime)
557 150.0 / DPPCLK,
558 TotalRepeaterDelayTime + 20.0 / DCFCLKDeepSleep + 10.0 / DPPCLK)
1100 // dml_ml->vba.DISPCLK and dml_ml->vba.DPPCLK Calculation
1438 / mode_lib->vba.DPPCLK[k]
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
display_mode_vba.h 710 double DPPCLK[DC__NUM_DPP__MAX];
amdgpu_display_mode_vba.c 519 mode_lib->vba.DPPCLK[mode_lib->vba.NumberOfActivePlanes] = clks->dppclk_mhz;

Completed in 29 milliseconds