HomeSort by: relevance | last modified time | path
    Searched refs:DestLo (Results 1 - 4 of 4) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonSplitConst32AndConst64.cpp 89 Register DestLo = TRI->getSubReg(DestReg, Hexagon::isub_lo);
95 BuildMI(B, MI, DL, TII->get(Hexagon::A2_tfrsi), DestLo)
  /src/external/apache2/llvm/dist/llvm/lib/Target/AVR/
AVRInstrInfo.cpp 55 Register DestLo, DestHi, SrcLo, SrcHi;
57 TRI.splitReg(DestReg, DestLo, DestHi);
61 BuildMI(MBB, MI, DL, get(AVR::MOVRdRr), DestLo)
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ExpandPseudoInsts.cpp 269 MachineOperand &DestLo = MI.getOperand(0);
297 .addReg(DestLo.getReg(), RegState::Define)
301 .addReg(DestLo.getReg(), getKillRegState(DestLo.isDead()))
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMExpandPseudoInsts.cpp 1725 Register DestLo = TRI->getSubReg(Dest.getReg(), ARM::gsub_0);
1752 .addReg(DestLo, getKillRegState(Dest.isDead()))

Completed in 76 milliseconds