HomeSort by: relevance | last modified time | path
    Searched refs:DivRemResultReg (Results 1 - 2 of 2) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86InstructionSelector.cpp 1520 unsigned DivRemResultReg; // Register containing the desired result.
1645 OpEntry.DivRemResultReg == X86::AH && STI.is64Bit()) {
1667 .addReg(OpEntry.DivRemResultReg);
X86FastISel.cpp 1894 unsigned DivRemResultReg; // Register containing the desired result.
2006 OpEntry.DivRemResultReg == X86::AH && Subtarget->is64Bit()) {
2024 .addReg(OpEntry.DivRemResultReg);

Completed in 23 milliseconds