HomeSort by: relevance | last modified time | path
    Searched refs:DivScale1 (Results 1 - 2 of 2) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPULegalizerInfo.cpp 3313 auto DivScale1 = B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S64, S1}, false)
3320 auto Mul = B.buildFMul(S64, DivScale1.getReg(0), Fma3, Flags);
3321 auto Fma4 = B.buildFMA(S64, NegDivScale0, Mul, DivScale1.getReg(0), Flags);
3333 auto Scale1Unmerge = B.buildUnmerge(S32, DivScale1);
3341 Scale = DivScale1.getReg(1);
SIISelLowering.cpp 8551 SDValue DivScale1 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, X, Y, X);
8554 SDValue Mul = DAG.getNode(ISD::FMUL, SL, MVT::f64, DivScale1, Fma3);
8557 NegDivScale0, Mul, DivScale1);
8571 SDValue Scale1BC = DAG.getNode(ISD::BITCAST, SL, MVT::v2i32, DivScale1);
8585 Scale = DivScale1.getValue(1);

Completed in 65 milliseconds