HomeSort by: relevance | last modified time | path
    Searched refs:ETH_RSR_BNA (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/arch/arm/at91/
at91emacreg.h 141 #define ETH_RSR_BNA 0x01U /* 1 = buffer not available */
at91emac.c 156 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
231 EMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear interrupt
234 EMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear BNA bit
342 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
738 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
  /src/sys/dev/cadence/
cemacreg.h 197 #define ETH_RSR_BNA __BIT(0) /* 1 = buffer not available */
if_cemac.c 185 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
289 CEMAC_WRITE(ETH_RSR, ETH_RSR_BNA);
295 CEMAC_WRITE(ETH_RSR, ETH_RSR_BNA);
461 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
1069 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));

Completed in 14 milliseconds