HomeSort by: relevance | last modified time | path
    Searched refs:FP_X_INV (Results 1 - 25 of 32) sorted by relevancy

1 2

  /src/sys/arch/alpha/include/
ieeefp.h 30 #define FP_AA_FLAGS (FP_X_INV | FP_X_DZ | FP_X_OFL | FP_X_UFL | FP_X_IMP)
37 #define float_set_invalid() float_raise(FP_X_INV)
42 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/hppa/include/
ieeefp.h 18 #define FP_X_INV 0x10 /* invalid operation exception */
  /src/sys/arch/or1k/include/
ieeefp.h 25 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/riscv/include/
ieeefp.h 25 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/sh3/include/
ieeefp.h 25 #define FP_X_INV FE_INVALID /* invalid operation exception */
42 #define FP_X_INV 0x01 /* invalid operation exception */
67 __fp |= FP_X_INV;
84 if (__fp & FP_X_INV)
  /src/sys/arch/sparc/include/
ieeefp.h 21 #define FP_X_INV 0x10 /* invalid operation exception */
  /src/sys/arch/ia64/include/
ieeefp.h 33 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/x86/include/
ieeefp.h 15 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/arm/include/
ieeefp.h 31 #define FP_X_INV FE_INVALID /* invalid operation exception */
  /src/sys/arch/mips/include/
ieeefp.h 31 #define FP_X_INV __FPE(FE_INVALID) /* invalid operation exception */
  /src/sys/arch/powerpc/include/
ieeefp.h 31 #define FP_X_INV __FPE(FE_INVALID) /* invalid operation exception */
  /src/lib/libc/arch/powerpc64/gen/
fpsetsticky.c 62 * FPSCR_VX (aka FP_X_INV) is not a sticky bit but a summary of the
63 * all the FPSCR_VX* sticky bits. So when FP_X_INV is cleared then
66 if ((mask & FP_X_INV) == 0)
  /src/sys/arch/m68k/include/
ieeefp.h 32 #define FP_X_INV __FPE(FE_INVALID) /* invalid operation exception */
  /src/tests/lib/libc/gen/
t_fpsetmask.c 69 if (0 == fpsetmask(fpsetmask(FP_X_INV))) \
204 { f_inv, FP_X_INV, FPE_FLTINV },
212 { d_inv, FP_X_INV, FPE_FLTINV },
220 { ld_inv, FP_X_INV, FPE_FLTINV },
345 fp_except_t msk, lst[] = { FP_X_INV, FP_X_DZ, FP_X_OFL, FP_X_UFL };
t_siginfo.c 319 if (0 == fpsetmask(fpsetmask(FP_X_INV)))
332 fpsetmask(FP_X_INV|FP_X_DZ|FP_X_OFL|FP_X_UFL|FP_X_IMP);
383 fpsetmask(FP_X_INV|FP_X_DZ|FP_X_OFL|FP_X_UFL|FP_X_IMP);
  /src/tests/lib/libm/
t_fenv.c 61 if (0 == fpsetmask(fpsetmask(FP_X_INV))) \
275 fpsetmask(FP_X_INV|FP_X_DZ|FP_X_OFL|FP_X_UFL|FP_X_IMP);
279 fpsetmask(FP_X_INV);
348 ATF_CHECK_EQ_MSG(fpgetmask(), FP_X_INV,
349 "fpgetmask()=%d FP_X_INV=%d",
350 (int)fpgetmask(), (int)FP_X_INV);
  /src/lib/libc/arch/or1k/gen/
fpsetsticky.c 65 * FPSCR_VX (aka FP_X_INV) is not a sticky bit but a summary of the
66 * all the FPSCR_VX* sticky bits. So when FP_X_INV is cleared then
69 if ((mask & FP_X_INV) == 0)
  /src/lib/libc/arch/powerpc/gen/
fpsetsticky.c 65 * FPSCR_VX (aka FP_X_INV) is not a sticky bit but a summary of the
66 * all the FPSCR_VX* sticky bits. So when FP_X_INV is cleared then
69 if ((mask & FP_X_INV) == 0)
  /src/tests/kernel/
h_segv.c 120 if (0 == fpsetmask(fpsetmask(FP_X_INV))) {
  /src/sys/arch/alpha/alpha/
fp_complete.c 59 __CTASSERT(ALPHA_AESR_INV == (FP_X_INV << 1));
66 __CTASSERT(IEEE_TRAP_ENABLE_INV == (FP_X_INV << 1));
76 __CTASSERT((uint64_t)FP_X_INV << (49 - 0) == FPCR_INVD);
393 fpcr |= (disables & (FP_X_OFL | FP_X_DZ | FP_X_INV)) << (49 - 0);
580 float_raise(FP_X_INV);
  /src/lib/libc/arch/aarch64/softfloat/
softfloat.h 111 float_flag_invalid = FP_X_INV
  /src/lib/libc/arch/arm/softfloat/
softfloat.h 105 float_flag_invalid = FP_X_INV
  /src/lib/libc/arch/mips/softfloat/
softfloat.h 106 float_flag_invalid = FP_X_INV
  /src/lib/libc/arch/or1k/softfloat/
softfloat.h 104 float_flag_invalid = FP_X_INV
  /src/lib/libc/arch/powerpc/softfloat/
softfloat.h 104 float_flag_invalid = FP_X_INV

Completed in 20 milliseconds

1 2