HomeSort by: relevance | last modified time | path
    Searched refs:F_12 (Results 1 - 8 of 8) sorted by relevancy

  /src/external/gpl3/binutils/dist/opcodes/
s390-opc.c 93 #define F_12 (F_8 + 1) /* FPR starting at position 12 */
95 #define F_16 (F_12 + 1) /* FPR starting at position 16 */
399 #define INSTR_RR_FF 2, { F_8,F_12,0,0,0,0 } /* e.g. adr */
400 #define INSTR_RR_FEF 2, { FE_8,F_12,0,0,0,0 } /* e.g. mxdr */
mep-opc.c 393 16, 16, 0xf0ff, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN_LO) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { F (F_CSRN_HI) }, { 0 } }
397 16, 16, 0xf00e, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { 0 } }
  /src/external/gpl3/binutils.old/dist/opcodes/
s390-opc.c 93 #define F_12 (F_8 + 1) /* FPR starting at position 12 */
95 #define F_16 (F_12 + 1) /* FPR starting at position 16 */
399 #define INSTR_RR_FF 2, { F_8,F_12,0,0,0,0 } /* e.g. adr */
400 #define INSTR_RR_FEF 2, { FE_8,F_12,0,0,0,0 } /* e.g. mxdr */
mep-opc.c 393 16, 16, 0xf0ff, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN_LO) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { F (F_CSRN_HI) }, { 0 } }
397 16, 16, 0xf00e, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { 0 } }
  /src/external/gpl3/gdb/dist/opcodes/
s390-opc.c 93 #define F_12 (F_8 + 1) /* FPR starting at position 12 */
95 #define F_16 (F_12 + 1) /* FPR starting at position 16 */
399 #define INSTR_RR_FF 2, { F_8,F_12,0,0,0,0 } /* e.g. adr */
400 #define INSTR_RR_FEF 2, { FE_8,F_12,0,0,0,0 } /* e.g. mxdr */
mep-opc.c 393 16, 16, 0xf0ff, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN_LO) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { F (F_CSRN_HI) }, { 0 } }
397 16, 16, 0xf00e, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { 0 } }
  /src/external/gpl3/gdb.old/dist/opcodes/
s390-opc.c 91 #define F_12 (F_8 + 1) /* FPR starting at position 12 */
93 #define F_16 (F_12 + 1) /* FPR starting at position 16 */
409 #define INSTR_RR_FF 2, { F_8,F_12,0,0,0,0 } /* e.g. adr */
410 #define INSTR_RR_FEF 2, { FE_8,F_12,0,0,0,0 } /* e.g. mxdr */
mep-opc.c 393 16, 16, 0xf0ff, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN_LO) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { F (F_CSRN_HI) }, { 0 } }
397 16, 16, 0xf00e, { { F (F_MAJOR) }, { F (F_RN) }, { F (F_CSRN) }, { F (F_12) }, { F (F_13) }, { F (F_14) }, { 0 } }

Completed in 48 milliseconds