HomeSort by: relevance | last modified time | path
    Searched refs:HDCP_REP_CTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_hdcp.c 254 if (intel_de_wait_for_set(dev_priv, HDCP_REP_CTL, HDCP_SHA1_READY, 1)) {
326 * BSTATUS (HDMI), and M0 (which is added via HDCP_REP_CTL). This byte
328 * increments. Every 64 bytes, we need to write HDCP_REP_CTL again. This
338 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_32);
355 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_32);
387 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_16);
395 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_0);
402 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_16);
410 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_24);
420 I915_WRITE(HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_0)
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_reg.h 9455 #define HDCP_REP_CTL _MMIO(0x66d00)

Completed in 32 milliseconds