HomeSort by: relevance | last modified time | path
    Searched refs:HDMI_GENERIC_PACKET_CONTROL2 (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_stream_encoder.c 102 REG_UPDATE(HDMI_GENERIC_PACKET_CONTROL2,
109 REG_UPDATE(HDMI_GENERIC_PACKET_CONTROL2,
188 REG_SET_2(HDMI_GENERIC_PACKET_CONTROL2, 0,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
amdgpu_dce_stream_encoder.c 241 if (REG(HDMI_GENERIC_PACKET_CONTROL2))
242 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
248 if (REG(HDMI_GENERIC_PACKET_CONTROL2))
249 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
835 if (REG(HDMI_GENERIC_PACKET_CONTROL2))
836 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL2, 0,
dce_stream_encoder.h 106 SRI(HDMI_GENERIC_PACKET_CONTROL2, DIG, id), \
675 uint32_t HDMI_GENERIC_PACKET_CONTROL2;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_stream_encoder.c 218 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
224 REG_UPDATE_3(HDMI_GENERIC_PACKET_CONTROL2,
693 REG_SET_6(HDMI_GENERIC_PACKET_CONTROL2, 0,
dcn10_stream_encoder.h 62 SRI(HDMI_GENERIC_PACKET_CONTROL2, DIG, id), \
144 uint32_t HDMI_GENERIC_PACKET_CONTROL2;

Completed in 16 milliseconds