HomeSort by: relevance | last modified time | path
    Searched refs:HDMI_NV_PDISP_SOR_PLL1_REG (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/arm/nvidia/
tegra_hdmireg.h 211 #define HDMI_NV_PDISP_SOR_PLL1_REG 0x160
tegra_drm_mode.c 934 HDMI_WRITE(tegra_encoder, HDMI_NV_PDISP_SOR_PLL1_REG, tmds->sor_pll1);

Completed in 13 milliseconds