HomeSort by: relevance | last modified time | path
    Searched refs:I1 (Results 1 - 25 of 381) sorted by relevancy

1 2 3 4 5 6 7 8 91011>>

  /src/external/gpl3/gdb/dist/sim/testsuite/bfin/
d0.s 6 I1 = 0x4 (X);
10 I1 -= M0;
11 R0 = I1;
14 I1 = 0xf0 (X);
18 I1 += M0;
19 R0 = I1;
c_dagmodik_lz_inc_dec.s 12 imm32 i1, 0x00001100;
21 I1 += 2;
25 R1 = I1;
29 I1 += 2;
33 R5 = I1;
47 I1 -= 2;
51 R1 = I1;
55 I1 -= 2;
59 R5 = I1;
72 I1 += 4
    [all...]
c_dagmodik_lnz_imgebl.s 12 imm32 i1, 0x00001100;
32 I1 += 2;
36 R1 = I1;
40 I1 += 2;
44 R5 = I1;
58 I1 -= 2;
62 R1 = I1;
66 I1 -= 2;
70 R5 = I1;
83 I1 += 4
    [all...]
c_dagmodik_lnz_imltbl.s 12 imm32 i1, 0x00001100;
32 I1 += 2;
36 R1 = I1;
40 I1 += 2;
44 R5 = I1;
58 I1 -= 2;
62 R1 = I1;
66 I1 -= 2;
70 R5 = I1;
83 I1 += 4
    [all...]
c_dagmodim_lz_inc_dec.s 12 imm32 i1, 0x02001100;
22 I1 += M1;
26 R1 = I1;
30 I1 += M2;
34 R5 = I1;
48 I1 -= M3;
52 R1 = I1;
56 I1 -= M2;
60 R5 = I1;
73 I1 += M0 (BREV)
    [all...]
c_dagmodim_lnz_imgebl.s 12 imm32 i1, 0x00001100;
32 I1 += M1;
36 R1 = I1;
40 I1 += M2;
44 R5 = I1;
58 I1 -= M3;
62 R1 = I1;
66 I1 -= M2;
70 R5 = I1;
83 I1 += M0 (BREV)
    [all...]
c_dagmodim_lnz_imltbl.s 12 imm32 i1, 0x00001100;
32 I1 += M1;
36 R1 = I1;
40 I1 += M2;
44 R5 = I1;
58 I1 -= M3;
62 R1 = I1;
66 I1 -= M2;
70 R5 = I1;
83 I1 += M0 (BREV)
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/testsuite/bfin/
d0.s 6 I1 = 0x4 (X);
10 I1 -= M0;
11 R0 = I1;
14 I1 = 0xf0 (X);
18 I1 += M0;
19 R0 = I1;
c_dagmodik_lz_inc_dec.s 12 imm32 i1, 0x00001100;
21 I1 += 2;
25 R1 = I1;
29 I1 += 2;
33 R5 = I1;
47 I1 -= 2;
51 R1 = I1;
55 I1 -= 2;
59 R5 = I1;
72 I1 += 4
    [all...]
c_dagmodik_lnz_imgebl.s 12 imm32 i1, 0x00001100;
32 I1 += 2;
36 R1 = I1;
40 I1 += 2;
44 R5 = I1;
58 I1 -= 2;
62 R1 = I1;
66 I1 -= 2;
70 R5 = I1;
83 I1 += 4
    [all...]
c_dagmodik_lnz_imltbl.s 12 imm32 i1, 0x00001100;
32 I1 += 2;
36 R1 = I1;
40 I1 += 2;
44 R5 = I1;
58 I1 -= 2;
62 R1 = I1;
66 I1 -= 2;
70 R5 = I1;
83 I1 += 4
    [all...]
c_dagmodim_lz_inc_dec.s 12 imm32 i1, 0x02001100;
22 I1 += M1;
26 R1 = I1;
30 I1 += M2;
34 R5 = I1;
48 I1 -= M3;
52 R1 = I1;
56 I1 -= M2;
60 R5 = I1;
73 I1 += M0 (BREV)
    [all...]
c_dagmodim_lnz_imgebl.s 12 imm32 i1, 0x00001100;
32 I1 += M1;
36 R1 = I1;
40 I1 += M2;
44 R5 = I1;
58 I1 -= M3;
62 R1 = I1;
66 I1 -= M2;
70 R5 = I1;
83 I1 += M0 (BREV)
    [all...]
c_dagmodim_lnz_imltbl.s 12 imm32 i1, 0x00001100;
32 I1 += M1;
36 R1 = I1;
40 I1 += M2;
44 R5 = I1;
58 I1 -= M3;
62 R1 = I1;
66 I1 -= M2;
70 R5 = I1;
83 I1 += M0 (BREV)
    [all...]
  /src/external/gpl3/gdb.old/dist/gdb/testsuite/gdb.fortran/
entry-point.f90 33 subroutine bar(I,J,K,I1)
34 integer :: I,J,K,L,I1
41 A = I + K + I1
44 entry foo(J,K,L,I1)
45 A = J + K + L + I1
  /src/external/gpl3/gdb/dist/gdb/testsuite/gdb.fortran/
entry-point.f90 33 subroutine bar(I,J,K,I1)
34 integer :: I,J,K,L,I1
41 A = I + K + I1
44 entry foo(J,K,L,I1)
45 A = J + K + L + I1
  /src/external/gpl3/binutils/dist/opcodes/
micromips-opc.c 259 /* Reuse INSN_ISA1 for 32-bit microMIPS ISA. All instructions in I1
263 #define I1 INSN_ISA1
305 {"pref", "k,~(b)", 0x60002000, 0xfc00f000, RD_3|LM, 0, I1, 0, 0 },
306 {"pref", "k,A(b)", 0, (int) M_PREF_AB, INSN_MACRO, 0, I1, 0, 0 },
307 {"prefx", "h,t(b)", 0x540001a0, 0xfc0007ff, RD_2|RD_3|FP_S|LM, 0, I1, 0, 0 },
308 {"nop", "", 0x0c00, 0xffff, 0, AL, I1, 0, 0 },
309 {"nop", "", 0x00000000, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
310 {"ssnop", "", 0x00000800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
311 {"ehb", "", 0x00001800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
312 {"pause", "", 0x00002800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll *
    [all...]
mips16-opc.c 200 #define I1 INSN_ISA1
213 {"nop", "", 0x6500, 0xffff, 0, SH|RD_16|AL, I1, 0, 0 }, /* move $0,$Z */
214 {"la", "x,A", 0x0800, 0xf800, WR_1, RD_PC|AL, I1, 0, 0 },
215 {"abs", "x,w", 0, (int) M_ABS, INSN_MACRO, 0, I1, 0, 0 },
216 {"addiu", "y,x,F", 0x4000, 0xf810, WR_1|RD_2, 0, I1, 0, 0 },
217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 },
218 {"addiu", "S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
219 {"addiu", "S,S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
220 {"addiu", "x,P,V", 0x0800, 0xf800, WR_1, RD_PC, I1, 0, 0 },
222 {"addiu", "x,S,V", 0x0000, 0xf800, WR_1, RD_SP, I1, 0, 0 }
    [all...]
  /src/external/gpl3/binutils.old/dist/opcodes/
micromips-opc.c 259 /* Reuse INSN_ISA1 for 32-bit microMIPS ISA. All instructions in I1
263 #define I1 INSN_ISA1
305 {"pref", "k,~(b)", 0x60002000, 0xfc00f000, RD_3|LM, 0, I1, 0, 0 },
306 {"pref", "k,A(b)", 0, (int) M_PREF_AB, INSN_MACRO, 0, I1, 0, 0 },
307 {"prefx", "h,t(b)", 0x540001a0, 0xfc0007ff, RD_2|RD_3|FP_S|LM, 0, I1, 0, 0 },
308 {"nop", "", 0x0c00, 0xffff, 0, AL, I1, 0, 0 },
309 {"nop", "", 0x00000000, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
310 {"ssnop", "", 0x00000800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
311 {"ehb", "", 0x00001800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
312 {"pause", "", 0x00002800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll *
    [all...]
mips16-opc.c 200 #define I1 INSN_ISA1
213 {"nop", "", 0x6500, 0xffff, 0, SH|RD_16|AL, I1, 0, 0 }, /* move $0,$Z */
214 {"la", "x,A", 0x0800, 0xf800, WR_1, RD_PC|AL, I1, 0, 0 },
215 {"abs", "x,w", 0, (int) M_ABS, INSN_MACRO, 0, I1, 0, 0 },
216 {"addiu", "y,x,F", 0x4000, 0xf810, WR_1|RD_2, 0, I1, 0, 0 },
217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 },
218 {"addiu", "S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
219 {"addiu", "S,S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
220 {"addiu", "x,P,V", 0x0800, 0xf800, WR_1, RD_PC, I1, 0, 0 },
222 {"addiu", "x,S,V", 0x0000, 0xf800, WR_1, RD_SP, I1, 0, 0 }
    [all...]
  /src/external/gpl3/gdb.old/dist/opcodes/
micromips-opc.c 259 /* Reuse INSN_ISA1 for 32-bit microMIPS ISA. All instructions in I1
263 #define I1 INSN_ISA1
305 {"pref", "k,~(b)", 0x60002000, 0xfc00f000, RD_3|LM, 0, I1, 0, 0 },
306 {"pref", "k,A(b)", 0, (int) M_PREF_AB, INSN_MACRO, 0, I1, 0, 0 },
307 {"prefx", "h,t(b)", 0x540001a0, 0xfc0007ff, RD_2|RD_3|FP_S|LM, 0, I1, 0, 0 },
308 {"nop", "", 0x0c00, 0xffff, 0, AL, I1, 0, 0 },
309 {"nop", "", 0x00000000, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
310 {"ssnop", "", 0x00000800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
311 {"ehb", "", 0x00001800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
312 {"pause", "", 0x00002800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll *
    [all...]
mips16-opc.c 200 #define I1 INSN_ISA1
213 {"nop", "", 0x6500, 0xffff, 0, SH|RD_16|AL, I1, 0, 0 }, /* move $0,$Z */
214 {"la", "x,A", 0x0800, 0xf800, WR_1, RD_PC|AL, I1, 0, 0 },
215 {"abs", "x,w", 0, (int) M_ABS, INSN_MACRO, 0, I1, 0, 0 },
216 {"addiu", "y,x,F", 0x4000, 0xf810, WR_1|RD_2, 0, I1, 0, 0 },
217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 },
218 {"addiu", "S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
219 {"addiu", "S,S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
220 {"addiu", "x,P,V", 0x0800, 0xf800, WR_1, RD_PC, I1, 0, 0 },
222 {"addiu", "x,S,V", 0x0000, 0xf800, WR_1, RD_SP, I1, 0, 0 }
    [all...]
  /src/external/gpl3/gdb/dist/opcodes/
micromips-opc.c 259 /* Reuse INSN_ISA1 for 32-bit microMIPS ISA. All instructions in I1
263 #define I1 INSN_ISA1
305 {"pref", "k,~(b)", 0x60002000, 0xfc00f000, RD_3|LM, 0, I1, 0, 0 },
306 {"pref", "k,A(b)", 0, (int) M_PREF_AB, INSN_MACRO, 0, I1, 0, 0 },
307 {"prefx", "h,t(b)", 0x540001a0, 0xfc0007ff, RD_2|RD_3|FP_S|LM, 0, I1, 0, 0 },
308 {"nop", "", 0x0c00, 0xffff, 0, AL, I1, 0, 0 },
309 {"nop", "", 0x00000000, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
310 {"ssnop", "", 0x00000800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
311 {"ehb", "", 0x00001800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll */
312 {"pause", "", 0x00002800, 0xffffffff, 0, AL, I1, 0, 0 }, /* sll *
    [all...]
mips16-opc.c 200 #define I1 INSN_ISA1
213 {"nop", "", 0x6500, 0xffff, 0, SH|RD_16|AL, I1, 0, 0 }, /* move $0,$Z */
214 {"la", "x,A", 0x0800, 0xf800, WR_1, RD_PC|AL, I1, 0, 0 },
215 {"abs", "x,w", 0, (int) M_ABS, INSN_MACRO, 0, I1, 0, 0 },
216 {"addiu", "y,x,F", 0x4000, 0xf810, WR_1|RD_2, 0, I1, 0, 0 },
217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 },
218 {"addiu", "S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
219 {"addiu", "S,S,K", 0x6300, 0xff00, 0, MOD_SP, I1, 0, 0 },
220 {"addiu", "x,P,V", 0x0800, 0xf800, WR_1, RD_PC, I1, 0, 0 },
222 {"addiu", "x,S,V", 0x0000, 0xf800, WR_1, RD_SP, I1, 0, 0 }
    [all...]
  /src/share/misc/
make.country 27 I1=wab.html
28 U1=http://www.statoids.com/$I1
33 trap "rm -f $I1 $I2 $O1 $O2" 0 1 2 3 15
37 grep '<tr class="[oe]">' $I1 |

Completed in 37 milliseconds

1 2 3 4 5 6 7 8 91011>>