HomeSort by: relevance | last modified time | path
    Searched refs:INTEL_INFO (Results 1 - 25 of 28) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/i915/gt/uc/
intel_huc_fw.c 29 INTEL_INFO(i915)->platform, INTEL_REVID(i915));
intel_guc_fw.c 32 INTEL_INFO(i915)->platform, INTEL_REVID(i915));
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_drv.h 911 struct intel_device_info __info; /* Use INTEL_INFO() to access. */
1372 for ((tmp__) = (mask__) & INTEL_INFO((gt__)->i915)->engine_mask; \
1407 #define INTEL_INFO(dev_priv) (&(dev_priv)->__info)
1411 #define INTEL_GEN(dev_priv) (INTEL_INFO(dev_priv)->gen)
1424 (!!(INTEL_INFO(dev_priv)->gen_mask & INTEL_GEN_MASK((s), (e))))
1428 INTEL_INFO(dev_priv)->gen == (n))
1430 #define HAS_DSB(dev_priv) (INTEL_INFO(dev_priv)->display.has_dsb)
1506 #define IS_MOBILE(dev_priv) (INTEL_INFO(dev_priv)->is_mobile)
1507 #define IS_DGFX(dev_priv) (INTEL_INFO(dev_priv)->is_dgfx)
1529 INTEL_INFO(dev_priv)->gt == 1
    [all...]
i915_getparam.c 147 * INTEL_INFO(), a feature macro, or similar.
168 value = INTEL_INFO(i915)->has_coherent_ggtt;
intel_device_info.c 619 switch (INTEL_INFO(dev_priv)->gt) {
621 MISSING_CASE(INTEL_INFO(dev_priv)->gt);
873 const struct intel_device_info *info = INTEL_INFO(i915);
i915_drv.c 499 if (!INTEL_INFO(i915)->gpu_reset_clobbers_display)
1452 intel_platform_name(INTEL_INFO(dev_priv)->platform),
1454 INTEL_INFO(dev_priv)->platform),
1457 intel_device_info_print_static(INTEL_INFO(dev_priv), &p);
i915_gpu_error.c 1738 INTEL_INFO(i915),
1848 if (INTEL_INFO(i915)->has_gt_uc)
i915_reg.h 211 #define DISPLAY_MMIO_BASE(dev_priv) (INTEL_INFO(dev_priv)->display_mmio_offset)
254 #define _MMIO_PIPE2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->pipe_offsets[pipe] - \
255 INTEL_INFO(dev_priv)->pipe_offsets[PIPE_A] + (reg) + \
257 #define _TRANS2(tran, reg) (INTEL_INFO(dev_priv)->trans_offsets[(tran)] - \
258 INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \
261 #define _CURSOR2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->cursor_offsets[(pipe)] - \
262 INTEL_INFO(dev_priv)->cursor_offsets[PIPE_A] + (reg) + \
intel_uncore.c 1963 if (INTEL_INFO(i915)->gen_mask & entry->gen_mask &&
intel_pm.c 3884 u16 ddb_size = INTEL_INFO(dev_priv)->ddb_size;
5425 state->active_pipe_changes = INTEL_INFO(dev_priv)->pipe_mask;
5451 state->wm_results.dirty_pipes = INTEL_INFO(dev_priv)->pipe_mask;
  /src/sys/external/bsd/drm2/dist/drm/i915/selftests/
intel_uncore.c 178 if (r->platforms & INTEL_INFO(gt->i915)->gen_mask)
182 intel_platform_name(INTEL_INFO(gt->i915)->platform));
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_color.c 711 const u32 lut_size = INTEL_INFO(dev_priv)->color.degamma_lut_size;
750 const u32 lut_size = INTEL_INFO(dev_priv)->color.degamma_lut_size;
1179 degamma_length = INTEL_INFO(dev_priv)->color.degamma_lut_size;
1180 gamma_length = INTEL_INFO(dev_priv)->color.gamma_lut_size;
1181 degamma_tests = INTEL_INFO(dev_priv)->color.degamma_lut_tests;
1182 gamma_tests = INTEL_INFO(dev_priv)->color.gamma_lut_tests;
1699 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size;
1751 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size;
1793 u32 lut_size = INTEL_INFO(dev_priv)->color.gamma_lut_size;
1887 bool has_ctm = INTEL_INFO(dev_priv)->color.degamma_lut_size != 0
    [all...]
intel_tc.c 41 if (INTEL_INFO(i915)->display.has_modular_fia) {
intel_vdsc.c 350 if (!INTEL_INFO(i915)->display.has_dsc)
intel_hdcp.c 932 return INTEL_INFO(dev_priv)->display.has_hdcp && port < PORT_E;
  /src/sys/external/bsd/drm2/dist/drm/i915/gt/
intel_reset.c 653 return INTEL_INFO(gt->i915)->has_reset_engine;
837 if (!INTEL_INFO(gt->i915)->gpu_reset_clobbers_display)
924 if (!INTEL_INFO(gt->i915)->gpu_reset_clobbers_display)
1046 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display)
1054 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display)
1255 engine_mask &= INTEL_INFO(gt->i915)->engine_mask;
intel_gt_pm.c 128 if (INTEL_INFO(gt->i915)->gpu_reset_clobbers_display)
intel_ppgtt.c 224 ppgtt->vm.total = BIT_ULL(INTEL_INFO(i915)->ppgtt_size);
selftest_workarounds.c 409 enum intel_platform platform = INTEL_INFO(engine->i915)->platform;
899 if (INTEL_INFO(i915)->gen_mask & tbl->gen_mask &&
intel_gt.c 307 if (INTEL_INFO(gt->i915)->has_coherent_ggtt)
intel_engine_cs.c 436 const unsigned int engine_mask = INTEL_INFO(i915)->engine_mask;
intel_rps.c 271 if (INTEL_INFO(i915)->is_mobile)
  /src/sys/external/bsd/drm2/dist/drm/i915/gem/selftests/
huge_pages.c 340 unsigned int supported = INTEL_INFO(i915)->page_sizes;
386 unsigned int saved_mask = INTEL_INFO(i915)->page_sizes;
466 unsigned long supported = INTEL_INFO(i915)->page_sizes;
547 unsigned long supported = INTEL_INFO(i915)->page_sizes;
1220 unsigned long supported = INTEL_INFO(i915)->page_sizes;
1462 unsigned int supported = INTEL_INFO(i915)->page_sizes;
1554 unsigned long supported = INTEL_INFO(dev_priv)->page_sizes;
  /src/sys/external/bsd/drm2/dist/drm/i915/gem/
i915_gem_pages.c 28 unsigned long supported = INTEL_INFO(i915)->page_sizes;
i915_gem_execbuffer.c 902 cache->needs_unfenced = INTEL_INFO(i915)->unfenced_needs_alignment;
2259 return hweight64(INTEL_INFO(i915)->engine_mask &

Completed in 62 milliseconds

1 2