HomeSort by: relevance | last modified time | path
    Searched refs:Instruction (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/dev/acpi/
apei_interp.c 51 * | Instruction=SKIP_NEXT_INSTRUCTION_IF_TRUE |
56 * | Instruction=WRITE_REGISTER_VALUE |
61 * | Instruction=READ_REGISTER |
65 * | Instruction=WRITE_REGISTER |
69 * | Instruction=LOAD_VAR1 |
73 * | Instruction=WRITE_REGISTER_VALUE |
86 * a different instruction set for EINJ and ERST -- and vary from noops
96 * contiguous in the table, and the GOTO instruction relies on
230 * If we can't interpret this instruction for this action, or
231 * if we couldn't interpret a previous instruction for thi
    [all...]
apei_erst.c 222 * instruction entry count are all sensible. If the header is
263 * Compile the interpreter from the ERST action instruction
333 switch (header->Instruction) {
366 * Run a single instruction in the service of performing an ERST
370 * On entry, ip points to the next instruction after this one
371 * sequentially; on exit, ip points to the next instruction to
382 * instruction logic conciser and more legible.
395 __func__, header->Instruction,
396 (header->Instruction < __arraycount(apei_erst_instruction)
397 ? apei_erst_instruction[header->Instruction]
    [all...]
apei_einj.c 150 * instruction entry count are all sensible. If the header is
206 * Compile the interpreter from the EINJ action instruction
390 * Run a single instruction in the service of performing an EINJ
405 * instruction logic conciser and more legible.
418 __func__, header->Instruction,
419 (header->Instruction < __arraycount(apei_einj_instruction)
420 ? apei_einj_instruction[header->Instruction]
432 * Dispatch the instruction.
434 switch (header->Instruction) {
462 * instruction defined for the action by the EINJ, and return th
    [all...]
  /src/sys/arch/m68k/060sp/dist/
iskeletn.s 65 # Instruction exception handler. For a normal exit, the
68 # Unimplemented Integer Instruction stack frame with
69 # the PC pointing to the instruction following the instruction
71 # To simply continue execution at the next instruction, just
82 # Instruction exception handler. If the instruction was a "chk2"
84 # a CHK exception stack frame from the Unimplemented Integer Instruction
115 # Instruction exception handler isp_unimp(). If the instruction is a 64-bi
    [all...]
isp.doc 44 Integer Instruction" exception vector #61.
117 For example, if the 68060 hardware took a "Unimplemented Integer Instruction"
184 address) take the Unimplemented Integer Instruction exception. When the
188 After the 060ISP decodes the instruction type and fetches the appropriate
fpsp.s 558 set fmovm_flg, 0x40 # flag bit: fmovm instruction
595 # _imem_read_long() - read instruction longword #
601 # fout() - emulate an opclass 3 instruction #
622 # instruction, the 060 will take an overflow exception whether the #
624 # This handler emulates the instruction to determine what the correct #
631 # the default result (only if the instruction is opclass 3). For #
639 # Also, in the case of an opclass three instruction where #
658 # the FPIAR holds the "current PC" of the faulting instruction
660 mov.l EXC_EXTWPTR(%a6),%a0 # fetch instruction addr
661 addq.l &0x4,EXC_EXTWPTR(%a6) # incr instruction pt
    [all...]
  /src/sys/arch/vax/vax/
intvec.S 89 INTVEC(privinflt, KSTACK) # Privileged/Reserved Instruction.
90 INTVEC(xfcflt, KSTACK) # Customer Reserved Instruction, 14
96 INTVEC(breakp, KSTACK) # Breakpoint Instruction, 2C
135 INTVEC(emulate, KSTACK) # Subset instruction emulation, C8
208 SCBENTRY(privinflt) # Privileged/unimplemented instruction
377 * Use noemulate to convert unimplemented ones to reserved instruction faults.
420 * 4(%sp): Instruction PC
431 * 48(%sp): TOS before instruction
437 * 8(%sp): Instruction PC
448 * 52(%sp): TOS before instruction
    [all...]
  /src/sys/external/bsd/acpica/dist/include/
actbl3.h 853 /* WDAT Instruction Entries (actions) */
858 UINT8 Instruction;
862 UINT32 Mask; /* Bitmask required for this register instruction */
887 /* Values for Instruction field above */
actbl1.h 253 UINT8 Instruction;
258 UINT64 Mask; /* Bitmask required for this register instruction */
1382 /* EINJ Injection Instruction Entries (actions) */
1413 /* Values for Instruction field above */
1548 /* Values for Instruction field above */
  /src/sys/external/bsd/acpica/dist/common/
dmtbinfo3.c 725 /* WDAT Subtables - Watchdog Instruction Entries */
730 {ACPI_DMT_UINT8, ACPI_WDAT0_OFFSET (Instruction), "Instruction", 0},
dmtbinfo1.c 1191 {ACPI_DMT_EINJINST, ACPI_EINJ0_OFFSET (Instruction), "Instruction", 0},
1483 {ACPI_DMT_UINT32, ACPI_ERST_OFFSET (Entries), "Instruction Entry Count", 0},
1490 {ACPI_DMT_ERSTINST, ACPI_ERST0_OFFSET (Instruction), "Instruction", 0},
  /src/usr.sbin/acpitools/acpidump/
acpi.c 1614 uint32_t ins = whea->Instruction;
1751 switch (whea->Instruction) {
1813 printf("%d (reserved)", whea->Instruction);
2829 printf("Instruction\n");
3950 ins = whea->Instruction & ~ACPI_WDAT_PRESERVE_REGISTER;
3974 if (whea->Instruction & ACPI_WDAT_PRESERVE_REGISTER)
  /src/sys/lib/libkern/arch/hppa/
milli.S 221 iir: .equ 19 ; Interruption Instruction Register
553 comib,>,n 0,arg1,big_divisor ; nullify previous instruction

Completed in 28 milliseconds