HomeSort by: relevance | last modified time | path
    Searched refs:Interlace (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
amdgpu_display_mode_vba_20v2.c 90 bool Interlace,
155 bool Interlace,
497 bool Interlace,
534 if (OutputFormat == dm_420 || (Interlace && ProgressiveToInterlaceUnitInOPP))
881 bool Interlace,
893 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1);
1938 mode_lib->vba.Interlace[k],
1980 mode_lib->vba.Interlace[k],
2137 mode_lib->vba.SwathWidthSingleDPPY[k], mode_lib->vba.BytePerPixelDETY[k], mode_lib->vba.BytePerPixelDETC[k], mode_lib->vba.SwathHeightY[k], mode_lib->vba.SwathHeightC[k], mode_lib->vba.Interlace[k],
2182 mode_lib->vba.Interlace[k]
    [all...]
amdgpu_display_mode_vba_20.c 131 bool Interlace,
821 bool Interlace,
833 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1);
1902 mode_lib->vba.Interlace[k],
1944 mode_lib->vba.Interlace[k],
2148 mode_lib->vba.Interlace[k],
4178 && mode_lib->vba.Interlace[k] == true
4529 mode_lib->vba.Interlace[k],
4568 mode_lib->vba.Interlace[k],
4759 mode_lib->vba.Interlace[k]
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
amdgpu_display_mode_vba.c 416 mode_lib->vba.Interlace[mode_lib->vba.NumberOfActivePlanes] = dst->interlaced;
795 //Progressive To Interlace Unit Effect
797 if (mode_lib->vba.Interlace[k] == 1
display_mode_vba.h 316 bool Interlace[DC__NUM_DPP__MAX];
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
amdgpu_display_mode_vba_21.c 169 bool Interlace,
1215 bool Interlace,
1227 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1);
1868 mode_lib->vba.Interlace[k],
1924 mode_lib->vba.Interlace[k],
2151 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k];
4265 && mode_lib->vba.Interlace[k] == true
4515 mode_lib->vba.Interlace[k],
4571 mode_lib->vba.Interlace[k],
4716 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
amdgpu_bios_parser.c 1284 info->lcd_timing.misc_info.INTERLACE =
1285 lvds->sLCDTiming.susModeMiscInfo.sbfAccess.Interlace;
1402 info->lcd_timing.misc_info.INTERLACE =
1403 lvds->sLCDTiming.susModeMiscInfo.sbfAccess.Interlace;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
atombios.h 3248 USHORT Interlace:1;
3264 USHORT Interlace:1;
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
atombios.h 3725 USHORT Interlace:1;
3741 USHORT Interlace:1;

Completed in 52 milliseconds