HomeSort by: relevance | last modified time | path
    Searched refs:Interrupts (Results 1 - 21 of 21) sorted by relevancy

  /src/sys/external/bsd/acpica/dist/resources/
rsirq.c 174 {ACPI_RSC_BITMASK16,ACPI_RS_OFFSET (Data.Irq.Interrupts[0]),
230 {ACPI_RSC_BITMASK16,ACPI_RS_OFFSET (Data.Irq.Interrupts[0]),
348 {ACPI_RSC_MOVE32, ACPI_RS_OFFSET (Data.ExtendedIrq.Interrupts[0]),
349 AML_OFFSET (ExtendedIrq.Interrupts[0]),
355 ACPI_RS_OFFSET (Data.ExtendedIrq.Interrupts[0]),
rsdumpinfo.c 185 {ACPI_RSD_SHORTLIST,ACPI_RSD_OFFSET (Irq.Interrupts[0]), "Interrupt List", NULL}
330 {ACPI_RSD_DWORDLIST,ACPI_RSD_OFFSET (ExtendedIrq.Interrupts[0]), "Interrupt List", NULL}
  /src/sys/dev/acpi/
acpi_pci_link.c 230 link->l_irq = res->Data.Irq.Interrupts[0];
235 link->l_irq = res->Data.ExtendedIrq.Interrupts[0];
324 ext_irqs = res->Data.ExtendedIrq.Interrupts;
330 irqs = res->Data.Irq.Interrupts;
372 /* Invalid interrupts are never valid. */
376 /* Any interrupt in the list of possible interrupts is valid. */
687 * The BIOS only routes interrupts via ISA IRQs using the ATPICs
786 res->Data.Irq.Interrupts[0] = link->l_irq;
790 res->Data.Irq.Interrupts[0] = 0;
797 res->Data.ExtendedIrq.Interrupts[0]
    [all...]
acpi_resource.c 213 res->Data.Irq.Interrupts[i]));
216 res->Data.Irq.Interrupts[i],
368 res->Data.ExtendedIrq.Interrupts[i]));
371 res->Data.ExtendedIrq.Interrupts[i],
acpi.c 1532 * Must be called with interrupts enabled.
1591 * This must be called with interrupts enabled.
1615 * Note that interrupts must be off before
1618 * called with interrupts enabled.
1631 * interrupts are enabled.
1758 "sci", SYSCTL_DESCR("Number of SCI interrupts"),
2177 irq->Interrupts[0] =
2179 Interrupts[irq->InterruptCount-1];
2192 xirq->Interrupts[0] =
2194 Interrupts[irq->NumberOfInterrupts-1]
    [all...]
  /src/sys/external/bsd/acpica/dist/compiler/
aslrestype1i.c 574 UINT32 Interrupts = 0;
628 /* Up to 16 interrupts can be specified in the list */
630 Interrupts++;
631 if (Interrupts > 16)
638 /* Only interrupts 0-15 are allowed (mask is 16 bits) */
697 UINT32 Interrupts = 0;
727 /* Up to 16 interrupts can be specified in the list */
729 Interrupts++;
730 if (Interrupts > 16)
737 /* Only interrupts 0-15 are allowed (mask is 16 bits) *
    [all...]
aslrestype2.c 340 (&(Descriptor->ExtendedIrq.Interrupts[0])));
425 /* Maximum 255 interrupts allowed for this descriptor */
469 ASL_RESDESC_OFFSET (ExtendedIrq.Interrupts[0]));
497 (ASL_RESDESC_OFFSET (ExtendedIrq.Interrupts[0]) -
  /src/sys/external/bsd/acpica/dist/tools/acpiexec/
aeinstall.c 440 GedHandler->IntId = extended_irq_rsc->Interrupts[0];
443 AcpiOsPrintf ("Interrupt ID %d\n", extended_irq_rsc->Interrupts[0]);
  /src/sys/external/gpl2/dts/dist/arch/mips/boot/dts/cavium-octeon/
octeon_3xxx.dtsi 21 /* Interrupts are specified by two parts:
34 /* Interrupts are specified by two parts:
44 interrupts = <0 16>, <0 17>, <0 18>, <0 19>,
99 interrupts = <0 45>;
109 interrupts = <0 34>;
209 interrupts = <0 63>;
215 interrupts = <0 63>;
228 interrupts = <0 56>;
octeon_68xx.dts 25 /* Interrupts are specified by two parts:
39 /* Interrupts are specified by two parts:
49 interrupts = <7 0>, <7 1>, <7 2>, <7 3>,
250 interrupts = <6 40>, <6 32>;
408 interrupts = <3 32>;
426 interrupts = <3 33>;
436 interrupts = <3 36>;
445 interrupts = <3 37>;
577 interrupts = <0 63>;
582 interrupts = <0 63>
    [all...]
  /src/sys/external/bsd/acpica/dist/include/
acrestyp.h 295 ACPI_FLEX_ARRAY(UINT8, Interrupts);
549 ACPI_FLEX_ARRAY(UINT32, Interrupts);
amlresrc.h 508 ACPI_FLEX_ARRAY(UINT32, Interrupts);
actbl2.h 1022 UINT64 Interrupts[]; /* Interrupt array */
1592 UINT8 IoSapicVector; /* Vector value for PMI interrupts */
  /src/sys/external/bsd/acpica/dist/disassembler/
dmresrcl.c 1115 (UINT32) Resource->ExtendedIrq.Interrupts[i]);
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
keystone-k2l.dtsi 51 interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>;
61 interrupts = <GIC_SPI 435 IRQ_TYPE_EDGE_RISING>;
69 /* HW Interrupts mapped to GPIO pins */
70 interrupts = <GIC_SPI 152 IRQ_TYPE_EDGE_RISING>,
336 interrupts = <0 8>;
352 interrupts = <1 9>;
368 interrupts = <2 10>;
384 interrupts = <3 11>;
keystone.dtsi 38 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
44 interrupts =
57 interrupts = <GIC_SPI 20 IRQ_TYPE_EDGE_RISING>,
99 interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
123 interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>;
133 interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
141 interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>;
151 interrupts = <GIC_SPI 286 IRQ_TYPE_EDGE_RISING>;
161 interrupts = <GIC_SPI 289 IRQ_TYPE_EDGE_RISING>;
171 interrupts = <GIC_SPI 292 IRQ_TYPE_EDGE_RISING>
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/altera/
socfpga_stratix10.dtsi 64 interrupts = <0 170 4>,
143 interrupts = <0 90 4>;
161 interrupts = <0 91 4>;
179 interrupts = <0 92 4>;
210 interrupts = <0 110 4>;
230 interrupts = <0 111 4>;
239 interrupts = <0 103 4>;
250 interrupts = <0 104 4>;
261 interrupts = <0 105 4>;
272 interrupts = <0 106 4>
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/intel/
socfpga_agilex.dtsi 65 interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
122 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
157 interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
175 interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
193 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
224 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
244 interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
253 interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
264 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
275 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>
    [all...]
  /src/sys/arch/sun3/sun3/
locore.s 104 movw #PSL_HIGHIPL,%sr | no interrupts
163 | Interrupts will be enabled later, AFTER autoconfiguration
164 | is finished, to avoid spurrious interrupts.
397 movw #PSL_HIGHIPL,%sr | lock out interrupts
465 * (profiling, scheduling) and software interrupts (network, softclock).
467 * the T_ASTFLT handling code will also check for software interrupts so we
469 * drop the IPL to allow device interrupts.
  /src/sys/arch/sun3/sun3x/
locore.s 65 | The first step, after disabling interrupts, is to map enough of the kernel
76 movw #PSL_HIGHIPL,%sr | no interrupts
140 | Interrupts will be enabled later, AFTER autoconfiguration
141 | is finished, to avoid spurrious interrupts.
382 movw #PSL_HIGHIPL,%sr | lock out interrupts
450 * (profiling, scheduling) and software interrupts (network, softclock).
452 * the T_ASTFLT handling code will also check for software interrupts so we
454 * drop the IPL to allow device interrupts.
  /src/sys/external/bsd/acpica/dist/common/
dmtbdump2.c 284 Length = ACPI_OFFSET (ACPI_IORT_SMMU, Interrupts);

Completed in 30 milliseconds