OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:IsMasked
(Results
1 - 13
of
13
) sorted by relevancy
/src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelDAGToDAG.h
77
bool
IsMasked
, bool IsStridedOrIndexed,
81
void selectVLSEG(SDNode *Node, bool
IsMasked
, bool IsStrided);
82
void selectVLSEGFF(SDNode *Node, bool
IsMasked
);
83
void selectVLXSEG(SDNode *Node, bool
IsMasked
, bool IsOrdered);
84
void selectVSSEG(SDNode *Node, bool
IsMasked
, bool IsStrided);
85
void selectVSXSEG(SDNode *Node, bool
IsMasked
, bool IsOrdered);
RISCVISelDAGToDAG.cpp
128
SDNode *Node, unsigned SEW, const SDLoc &DL, unsigned CurOp, bool
IsMasked
,
143
if (
IsMasked
) {
163
void RISCVDAGToDAGISel::selectVLSEG(SDNode *Node, bool
IsMasked
,
173
if (
IsMasked
) {
181
addVectorLoadStoreOperands(Node, ScalarSize, DL, CurOp,
IsMasked
, IsStrided,
185
RISCV::getVLSEGPseudo(NF,
IsMasked
, IsStrided, /*FF*/ false, ScalarSize,
204
void RISCVDAGToDAGISel::selectVLSEGFF(SDNode *Node, bool
IsMasked
) {
214
if (
IsMasked
) {
222
addVectorLoadStoreOperands(Node, ScalarSize, DL, CurOp,
IsMasked
,
226
RISCV::getVLSEGPseudo(NF,
IsMasked
, /*Strided*/ false, /*FF*/ true
[
all
...]
RISCVExpandAtomicPseudoInsts.cpp
52
bool
IsMasked
, int Width,
56
AtomicRMWInst::BinOp, bool
IsMasked
, int Width,
59
MachineBasicBlock::iterator MBBI, bool
IsMasked
,
343
AtomicRMWInst::BinOp BinOp, bool
IsMasked
, int Width,
363
if (!
IsMasked
)
392
AtomicRMWInst::BinOp BinOp, bool
IsMasked
, int Width,
394
assert(
IsMasked
== true &&
512
MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, bool
IsMasked
,
541
static_cast<AtomicOrdering>(MI.getOperand(
IsMasked
? 6 : 5).getImm());
543
if (!
IsMasked
) {
[
all
...]
RISCVISelLowering.cpp
3412
bool
IsMasked
= NumOps == 6;
3413
unsigned OpOffset =
IsMasked
? 1 : 0;
3462
if (!
IsMasked
)
/src/external/apache2/llvm/dist/llvm/lib/Analysis/
VFABIDemangling.cpp
50
/// sets `
IsMasked
` accordingly. The input string `MangledName` is
52
ParseRet tryParseMask(StringRef &MangledName, bool &
IsMasked
) {
54
IsMasked
= true;
59
IsMasked
= false;
338
bool
IsMasked
;
339
if (tryParseMask(MangledName,
IsMasked
) != ParseRet::OK)
412
if (
IsMasked
) {
/src/sys/external/bsd/acpica/dist/include/
acevents.h
136
BOOLEAN
IsMasked
);
acpixf.h
979
BOOLEAN
IsMasked
))
/src/sys/external/bsd/acpica/dist/events/
evgpe.c
147
*
IsMasked
- Whether the GPE is masked or not
158
BOOLEAN
IsMasked
)
177
if (
IsMasked
)
evxfgpe.c
322
*
IsMasked
- Whether the GPE is masked or not
335
BOOLEAN
IsMasked
)
356
Status = AcpiEvMaskGpe (GpeEventInfo,
IsMasked
);
/src/external/apache2/llvm/dist/llvm/lib/Target/M68k/Disassembler/
M68kDisassembler.cpp
235
unsigned
IsMasked
= !(WordMask & Bit);
241
char Ch =
IsMasked
? '?' : (IsClear ? '0' : '1');
/src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelDAGToDAG.cpp
4453
bool
IsMasked
= InMask.getNode() != nullptr;
4473
if (
IsMasked
) {
4484
IsMasked
);
4490
if (
IsMasked
) {
4505
if (
IsMasked
)
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp
15036
bool &IsLoad, bool &
IsMasked
, SDValue &Ptr,
15061
IsMasked
= true;
15071
IsMasked
= true;
15088
bool
IsMasked
= false;
15090
if (!getCombineLoadStoreParts(N, ISD::PRE_INC, ISD::PRE_DEC, IsLoad,
IsMasked
,
15135
SDValue Val =
IsMasked
? cast<MaskedStoreSDNode>(N)->getValue()
15212
if (!
IsMasked
) {
15326
bool
IsMasked
= false;
15329
IsMasked
, OtherPtr, TLI)) {
15349
bool &
IsMasked
, SDValue &Ptr
[
all
...]
/src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp
17878
bool isSEXTLoad, bool
IsMasked
, bool isLE,
17889
bool CanChangeType = isLE && !
IsMasked
;
17945
bool
IsMasked
= false;
17960
IsMasked
= true;
17965
IsMasked
= true;
17974
Ptr.getNode(), VT, Alignment, isSEXTLoad,
IsMasked
,
18003
bool
IsMasked
= false;
18021
IsMasked
= true;
18027
IsMasked
= true;
18051
getMVEIndexedAddressParts(Op, VT, Alignment, isSEXTLoad,
IsMasked
,
[
all
...]
Completed in 103 milliseconds
Indexes created Tue Feb 24 08:35:24 UTC 2026